## **Y86 Instruction Set Reference**

Instruction		Ву	te o	ffset	fro	m P	C				Instruction	Byte offset from PC										
	0	1	2	3	4	5	6	7	8	9		1	0	1		2	3	4	5	6	7	8
halt	0 0										jXX Dest	7	fn				D	est				
nop	1 0										call Dest	8	0				D	est				
cmovXX rA, rB	2 fn	rA rB									ret	9	0									
irmovq V, rB	3 0	f rB				٧					pushq rA	a	0	rA	f							
rmmovq rA, D(rB)	4 0	rA rB				D					popq rA	b	0	rA	f							
mrmovq D(rB), rA	5 0	rA rB				D					iotrap id	С	id									
OPg rA, rB	6 fn	rA rB												•								

cmovXX:	
rrmovq	20
cmovle	21
cmovl	22
cmove	23
cmovne	24
cmovge	25
cmovg	26

OPq:	
addq	60
subq	61
andq	62
xorq	63

jΧX:	
jmp	70
jle	71
jl	72
jе	73
jne	74
jge	75
jg	76

Trap IDs:	
charout	0
charin	1
decout	2
decin	3
strout	4
flush	5

Registers	:		
%rax <sup>+</sup>	0	%rbp*	5
$rcx^{\dagger}$	1	%rsi <sup>+</sup>	6
$rdx^{\dagger}$	2	%rdi <sup>+</sup>	7
%rbx*	3	%r8-%r	11+
%rsp	4	%r12-%r	14*
4 . 1.		11	

grai
%rsi
%rdx
%rcx
% <b>r8</b>
 %r9

Args:

Status Codes:					
AOK	1				
HLT	2				
ADR	3				
INS	4				

In the following semantics, **PC**, **STAT**, and **CC** refer to the program counter, status code, and condition codes of the CPU.

Stage	HALT	NOP	cmovXX	IRMOVQ
Fch	$icode:ifun \leftarrow M_1[PC]$	icode:ifun ← M <sub>1</sub> [PC]	$icode:ifun \leftarrow M_{l}[PC]$	icode:ifun ← M <sub>I</sub> [PC]
			$rA:rB \leftarrow M_1[PC+1]$	$rA:rB \leftarrow M_1[PC+1]$
				$valC \leftarrow M_8[PC+2]$
	valP ← PC + 1	valP ← PC + 1	valP ← PC + 2	valP ← PC + 10
Dec			valA ← R[rA]	.]
Exe	STAT ← HLT		valE ← valA	valE ← valC
			<pre>Cnd ← Cond(CC,ifun)</pre>	
Mem				.]
WB			Cnd ? R[rB] ← valE	R[rB] ← valE
PC	PC ← valP	PC ← valP	PC ← valP	PC ← valP
Stage	RMMOVQ	MRMOVQ	OPq	jxx
Fch	$icode:ifun \leftarrow M_1[PC]$	icode:ifun ← M <sub>1</sub> [PC]	icode:ifun ← M <sub>1</sub> [PC]	icode:ifun ← M1[PC]
	$rA:rB \leftarrow M_1[PC+1]$	$rA:rB \leftarrow M_1[PC+1]$	$rA:rB \leftarrow M_1[PC+1]$	
	$valC \leftarrow M_8[PC+2]$	valC ← M <sub>8</sub> [PC+2]		valC ← M <sub>8</sub> [PC+1]
	valP ← PC + 10	valP ← PC + 10	valP ← PC + 2	valP ← PC + 9
Dec	valA ← R[rA]		valA ← R[rA]	
	valB ← R[rB]	valB ← R[rB]	valB ← R[rB]	J
Exe	valE ← valB + valC	valE ← valB + valC	valE ← valB OP valA	<pre>Cnd ← Cond(CC,ifun)</pre>
			Set CC (ZF, SF, & OF)	]
Mem	M <sub>8</sub> [valE] ← valA	$valM \leftarrow M_8[valE]$		J
WB		$R[rA] \leftarrow valM$	$R[rB] \leftarrow valE$	]
PC	PC ← valP	PC ← valP	PC ← valP	PC ← Cnd ? valC:valP
Stage	CALL	RET	PUSHQ	POPQ
Fch	$icode:ifun \leftarrow M_1[PC]$	icode:ifun ← M1[PC]	icode:ifun ← M <sub>1</sub> [PC]	icode:ifun ← M1[PC]
			$rA:rB \leftarrow M_1[PC+1]$	rA:rB ← M <sub>1</sub> [PC+1]
	valC ← M <sub>8</sub> [PC+1]			
	valP ← PC + 9	valP ← PC + 1	valP ← PC + 2	valP ← PC + 2
Dec		valA ← R[RSP]	valA ← R[rA]	valA ← R[RSP]
	valB ← R[RSP]	valB ← R[RSP]	valB ← R[RSP]	valB ← R[RSP]
Exe	valE ← valB - 8	valE ← valB + 8	valE ← valB - 8	valE ← valB + 8
Mem	M <sub>8</sub> [valE] ← valP	valM ← M <sub>8</sub> [valA]	M <sub>8</sub> [valE] ← valA	valM ← Ms[valA]
WB	R[RSP] ← valE	R[RSP] ← valE	R[RSP] ← valE	R[RSP] ← valE
				R[rA] ← valM
PC	PC ← valC	PC ← valM	PC ← valP	PC ← valP

<sup>\*</sup> indicates caller-save

<sup>\*</sup> indicates callee-save