Real Time Embedded Systems

Course code: CoSc3026/SEng4033

By- Dr. Mohammad Nasre Alam

Chapter 2

Embedded System Architecture

Contents

- 1. Hardware Architecture of ES
- 2. ARM Cortex M0+ Hardware Overview.
- 3. Communication
- 4. ATmega32 microcontroller Architecture.
- 5. Assembly language Programming with ATmega32 Instruction Set
- 6. Programming in C to Interface peripherals, Interrupts, ISR and Timers.

1. Hardware Architecture of ES

Key Component of Embedded System

Microprocessor (CPU):

- The central unit that performs computation and control tasks.
- Examples: ARM Cortex-M, AVR, PIC, etc.

Memory:

- ROM (Read-Only Memory): Stores firmware (non-volatile).
- RAM (Random Access Memory): Stores data and variables (volatile).
- EEPROM/Flash: Non-volatile memory for data storage.

Input/Output Interfaces:


- Sensors/Actuators: Interaction with the physical world.
- Communication Ports: Serial (UART), USB, SPI, I2C, etc.
- Display/LEDs: Visual feedback for the user.

Power Supply:

- Provides the necessary voltage and current to the system.
- Can be battery-powered or use AC/DC adapters.

Peripherals:

• Specialized components like ADC/DAC converters, timers, and watchdogs.



Hardware Architecture of Embedded System

Block diagram of Processor


The CPU is the heart of the embedded system, responsible for executing instructions and managing control signals. It has two essential units –

Execution Unit (EU):

- General Purpose Register: Contain the current data and operands that are being manipulated by processor.
- Arithmetic Logical Unit (ALU): Responsible for performing Arithmetic and Logical instructions.


Control Unit:

- Stack Point: It points to the instructions.
- <u>Memory Address Register:</u> It connected with address bus which is responsible for providing the address of that particular memory where addresses are stored.
- <u>Instruction Pointer:</u> It pointing to the next instruction.
- <u>Memory Data Register:</u> It is responsible for providing the data which is bidirectionally connected to the data bus.
- <u>Instruction Decoder:</u> It is useful for decoding the instruction that is also bidirectional connected to the control & Status Bus.



Architecture of Processor

To do function the processor communicates with other devices using three buses, a bus being a group of signals— Data Bus, Address Bus and Control and Status Bus.






Fig: Von Neuman Architecture

- 1. Fundamental Architecture- The fundamental architecture of a computer system refers to the actual physical hardware components and how they are organized and connected to each other. It is three types
 - i. <u>Von Neuman Architecture</u>:- CPU connected with memory and that memory contains instruction and data both.
 - **ii.** <u>Harvard Architecture</u>:- CPU connected with two memory, which is Program memory and Data memory. Program memory contains instructions and the data memory contains data only.
 - **iii.** <u>Super-Harvard Architecture</u>:- It is advanced version of Harvard architecture. It additionally include instruction cache in the CPU. The instruction cache is responsible for storing all the instructions.




Fig: Harvard Architecture




Fig: Super-Harvard Architecture

- 2. Instruction Set Architecture (ISA): The ISA defines the set of instructions that the processor can execute. These instructions are the fundamental operations that the CPU performs, and they are used by software (like operating systems and applications) to interact with the hardware. The ARM ISA or the x86 instruction set used by Intel and AMD processors. It is categorized in two group
 - i. <u>Complex instruction set computers (CISC)</u>:- A complex instruction set computer (CISC) is a computer architecture in which single instructions can execute several low-level operations (such as a load from memory, an arithmetic operation, and a memory store) or are capable of multi-step operations or addressing modes within single instructions.
 - **ii.** Reduced Instruction Set Computers (RISC):- A Reduced Instruction Set Computer is a type of microprocessor architecture that utilizes a small, highly-optimized set of instructions rather than the highly-specialized set of instructions.

Difference between the RISC and CISC Processors

RISC	CISC			
It is a Reduced Instruction Set Computer.	It is a Complex Instruction Set Computer.			
It requires multiple register sets to store the	It requires a single register set to store the			
instruction.	instruction.			
RISC has simple decoding of instruction.	CISC has complex decoding of instruction.			
It uses a limited number of instructions	It uses a large number of instructions			
It uses LOAD and STORE in the register-to-register	It uses LOAD and STORE instruction in the			
a interaction of program.	memory-to-memory interaction of a program.			
RISC has more transistors on memory registers.	CISC has transistors to store complex instructions.			
The execution time of RISC is very short.	The execution time of CISC is longer.			
It has fixed format instruction.	It has variable format instruction.			
The program written for RISC architecture needs to	Program written for CISC architecture tends to take			
take more space in memory.	less space in memory.			
xample: ARM, Power Architecture, Alpha, AVR, Example: VAX, Motorola 68000 family and				
ARC and the SPARC.	Intel x86 CPUs.			

Memory: Information Storage Device.

- All Digital systems store information in binary digits called bits. These bits are used fo representing Operators, operands, and addresses. There are two states for a binary bit. A `l represents the presence of a voltage and a `0' represents the absence of voltage. Thi representation is called positive logic.
- To store binary information, CMOS circuits can be built and a collection of a large numbe of such circuits is called memory. Memory stores data sequentially which is as shown in Figure.


Memory Address	Data
0x201A 3241	10110111
0x201A 3242	01010100
•	•
•	•
•	•
•	•
•	•
	•
0x201A 3244	1011 1101
0x201A 3243	1010 1101
0x201A 3242	1011 1100

- Based on read and write operations, memories are grouped in two categories namely-
 - **Read-Only Memory (ROM):** The memory that allows the processor to only read its contents is Read Only Memory (ROM). Another characteristic of ROM is that they can store information permanently even when no power is applied. The information in the ROM is therefore non volatile. Example- PROM, EPROM, EPROM, Flash Memory.
 - **ii.** Random Access Memory (RAM): The memory which allows the processor to read from and write to its locations is known as Random Access Memory (RAM). One limitation of RAM is that information stored in it is lost as soon as the power applied to it is removed. On the other hand, RAM is not limited by the number of read and write cycles and is more suitable for storing data that is updated frequently. The read and write operations of RAMs are faster than those of ROMs. There are different types of RAMs namely
 - **a. Dynamic RAM (DRAM):-** is the most commonly used type of RAM. Each memory cell of a DRAM, can store one bit of information. It is made up of two transistors and a capacitor. The transistor acts as a switch while the Capacitor holds the charge.
 - **b. Static RAM (SRAM):-** employs a flip-flop for storing a bit in a memory cell. A Flip-flop requires 4 to 6 transistors and does not require refreshing circuitry.

2. ARM Cortex M0+ Hardware Overview

ARM Cortex M0+ Hardware Overview

- The ARM Cortex-M0+ is a processor core that is integrated into microcontrollers by various manufacturers (e.g., STMicroelectronics, NXP, Silicon Labs).
- The specific hardware features like ports, GPIO, ADC, and DAC depend on the microcontroller implementation.
- It is 32-bit microprocessor core designed by ARM based on the ARMv6-M architecture has 2-stage pipeline (Fetch and Execute).
- Operates at clock frequencies up to 100MHz.
- It has low-power consumption, low-cost and high-efficiency operation.
- It is used in IoT devices, wearable electronics, motor control, automotive systems and industrial sensors.



2. ARM Cortex M0+ Hardware Overview Cont...

Core Components

- 1. <u>Processor Core-</u> Implements a 2-stage pipeline for efficient instruction execution.
 - **Fetch Stage:** Retrieves instructions from memory.
 - **Execute Stage**: Decodes and executes instructions.
- 2. <u>Register</u> Operate as temporary storage within a program which is 32-bit wide.
 - General purpose Register (R0-R12) total 13 registers used for storing data and intermediate results during program execution. Accessible by instructions like ADD, MOV, SUB, etc.
 - **Special Registers-** these are used for specific purpose and system level operation.
 - o **R13 (Stack Pointer (SP)):-** Points to the top of the current stack frame. Cortex-M0+ supports two stack pointers- Main (MSP) and Process (PSP).
 - o **R14** (Link Register (LR)):- Holds the return address for function calls.
 - R15 (Program Counter (PC)):- Points to the address of the next instruction to execute.
 - o **Program Status Register (PSR):-** Contains system state and condition flags (e.g. Zero (Z), Negative (N), Overflow(V) and Carry (C)).
- **3.** ALU (Arithmetic Logic Unit) Handles arithmetic and logical operations.

```
Processor Core
     Registers (R0-R15)
     ALU (Arithmetic)
  2-Stage Pipeline (F/E)
   Nested Vectored
  Interrupt Controller
      System Bus
| Flash Memory (Code)
                       <-- Instruction Bus
SRAM (Data)
                       <-- Data Bus
 Memory-Mapped I/O
```

2. ARM Cortex M0+ Hardware Overview Cont...

Nested Vectored Interrupt Controller (NVIC)

- Manages up to 32 interrupts with priority levels.
- Fast interrupt handling.
- Supports tail-chaining for rapid interrupt processing.
- Ensures deterministic latency, critical for time-sensitive tasks.

Memory Interface

It has Havard Architecture i.e. separate instruction and data buses for concurrent access to code and data memory. Supports Code Memory, Data Memory (SRAM), and Peripherals Memory.

- **Code Memory** Stores instructions (typically Flash).
- **Data Memory** SRAM for variables and stack.
- **Peripheral Memory** Mapped regions for peripherals like GPIO, ADC and Communication interfaces.

Ports

Ports is an ARM Cortex-M0+ microcontroller refer to the hardware interfaces used to interact with external devices. These ports allow the processor to connect with sensors, actuators, communication devices and other peripherals.

- 1. General Purpose I/O Ports (GPIO) It is configurable as either input or output. They allow the microcontroller to interface directly with digital signals. Each GPIO pin can be individually controlled for input or output.
- 2. Analog I/O Ports
 - Analog to Digital Converter (ADC) Converts analog signals (e.g. from a temperature sensor) into digital values for processing. Ports connected to ADC channels are used for analog inputs.
 - **Digital to Analog Converter (DAC) –** Converts digital values to analog signals e.g. for controlling actuators or sound output.

3. Communication


Contex-M0+ microcontroller supports multiple communication protocols, making it highly versatile for embedded applications. These communication peripherals allow data exchange wit sensors, actuators, other microcontrollers and external devices. The types of communication in Cortex-M0+ are –


1. Serial Communication Protocols-

- **a. UART** (**Universal Asynchronous Receiver- Transmitter**) Use for serial communication. Transmit (TX) and Receive (RX) pins used to send and receive data.
- **b. SPI** (**Serial Peripheral Interface**) High speed synchronous communication with multiple devices. Ports are
 - o **MOSI:** Master Out, Slave In.
 - o **MISO:** Master In, Slave Out.
 - o **SCK:** Clock.
 - o **SS/CS:** Slave Select/Chip Select.
- c. I²C (Inter-Integrated Circuit)/TWI (Two Wire Interface) It is two-way synchronous protocol, uses only SDA (Serial Data) and SCL (Serial Clock) line. It supports Multi-master, multi-slave. Use for EEPROMs, temperature sensors and real time clocks.
- **d. CAN** (**Controller Area Network**) Robust protocol designed for automotive and industrial systems. It is use for error detection and fault tolerance.
- **2.** <u>Wireless Communication (via External Modules)</u> Although Contex-M0+ doesn't have built-in wireless communication, it can interface with external wireless modules:
 - **a. Bluetooth:** Using UART (e.g. HC-05 module).
 - **b. Wi-Fi:** Using SPI or UART (e.g. ESP8266, ESP32).
 - c. ZigBee/LoRa: Using UART or SPI for long-range communication.
- **3.** <u>Parallel Communication Protocols</u> Cortex-M0+ doesn't include dedicated parallel communication peripherals, it can implement parallel communication through its General Purpose Input/Output (GPIO) pins.
- **4.** <u>Ethernet Communication</u> Many Cortex-M0+ microcontrollers equipped with a MAC (Media Access Controller) or an external MAC/PHY interface for Ethernet communication.

4. ATmega32 microcontroller Architecture

- ATmega32 microcontroller is a member of AVR architecture.
- AVR architecture was designed by two students Alf-Egil Bogen and Vegard Wollan at the Norwegian Institute of Technology and then was bought and developed by Atmel Corporation in 1996.
- AVR stands for Advanced Virtual RISC or some call it as Alf and Vegard RISC.
- AVR is super Harward architecture 8-bit RISCS single chip microcontroller.
- AVR are generally classified into four board groups:
 - o Classic e.g. AT90S2313, AT90S443
 - Mega e.g. ATmega8, ATmega32, ATmega128
 - o Tiny − e.g. ATtiny13, ATtiny25
 - Special Purpose e.g. AT90PWM216, AT90USB1287
- ATmega32 is most widely used and available.






4. ATmega32 microcontroller Architecture Cont...

Pins and Ports Overview

- Atmega32 has got total 40 pins.
- Two for Power (pin no.10: +5v, pin no. 11: ground),
- two for oscillator (pin 12, 13), one for reset (pin 9),
- three for providing necessary power and reference voltage to its internal ADC.
- One for reset.
- 32 (4×8) I/O pins.




4. ATmega32 microcontroller Architecture Cont..

Pins and Ports Overview

- VCC & GND: Digital supply voltage for ATmega32. Typically operating Voltage 2.7 5.5V. Should never exceed 6.0 V.
- XTAL1 &Xtal2: Connections to ceramic/crystal on-chip oscillator for generating internal clocks.
- **Reset:** A low level on this pin for longer than 1.5 micro sec length will generate a reset. During Reset, all I/O Register are set to their initial values, & the program starts execution from the Reset vector.
- **AVCC**: The supply voltage pin for the ADC, should be externally connected to VCC.
- **AREF**: The analog reference pin for the ADC, connect to suitable voltage if external reference is chosen.
- Port A (PA0-PA 7): Serves as an 8-bit bi-directional digital I/O port. Port A can be programmed to serve as alternate function as analog input for the ADC.
- **Port B** (**PB0- PB 7**): Serves as an 8-bit bi-directional digital I/O port with optional internal pull-ups. Port B pins are tri-stated when reset. Port B can be programmed to serve as alternate function.
- **Port C** (**PC0 PC7**): Serves as an 8-bit bi-directional digital I/O pins are tri-stated when reset/ Port C can be programmed to serve as alternate function.
- **Port D** (**PD0 PD7**): Serve as an 8-bit bi-directional I/O port with optional internal pull-ups. Port D pins are tri-stated when reset. Port D can be programmed to serve as alternate function.

Atmega32 pin diagram



AVR Data Types

- Hex Number There is two way to represent hex number:
 - 1. Put 0x or 0X in the front of the number LDI R16, 0x99 OR LDI R16, 0X99.
 - 2. Put \$ in front of the number LDI R28, \$75.
- Binary Numbers There is only one way to represent binary numbers in an AVR assembler.

LDI R16, 0b10011001 or LDI R16 0B10011001

• Decimal Numbers – To indicate decimal numbers in an AVR assembler we simply use the decimal and nothing before or after it.

LDI R17, 12

• ASCII Characters – To represent ASCII data in an AVR assembler we use single quotes as follows

LDI R23, '2'.

Assembler Directives

- While the instructions tell the CPU what to do, directives give direction to the assembler.
- These are also called as pseudo instructions.
- The following are mostly used assembler directives in AVR programming.
 - o **.EQU-** This directive is use to define/name a constant or a fixed address. The .EQU directive does not set aside storage for a data item/address label, but associates a constant number with a data or an address label, so that when the label appears in the program, its constant will be substituted for the label.

Example

.EQU COUNT = 0x25... LDI R21, COUNT

.EQU SUM = 0x12....LDI R18, SUM

- o **.SET** This directive is used to define a constant value or a fixed address. .SET and .EQU directives are identical. The only difference is that the value assigned by the .SET directive may be reassigned later.
- o .ORG- The .ORG directive is used to indicate the beginning of the address. It can be used for both code and data.

Example

.ORG ox200 start ad address 200.

• **.INCLUDE-** The include directive tells the AVR assembler to add the contents of a file to the program.

Example

When we want to use ATmega32, we must write the following instruction at the beginning of your program: .INCLUDE "M32DEF.INC".

- o .DB This directive is used to define byte for the given address location or define set of bytes for the consecutive memory locations. The .DB directive reserves memory resource in the program memory or the EEPROM memory.
- o **.DEF-** The .DEF directive allows the registers to be referred to through symbols. A defined symbol can be used in the rest of the program to refer to the register it is assigned to. A register can have several symbolic names attached to it. The symbol can be redefined later in the program.

Example

.DEF temp = R16

.DEF ior = R0

 .UNDEF – The UNDEF directive is used to un-define a symbol previously defined with the .DEF directive. This provides a way to obtain a simple scoping of register definitions, to avoid warnings about register reuse.

Example

.DEF var1 = R16 LDI var1, 0x20..... Do something more with var1 .UNDEF var1

Instruction Set

- 1. Arithmetic and Logical Instructions 2. Branch / Jump/Call Instructions 3. Data Transfer Instructions.
 - 1. Arithmetic and Logical Instructions

ADD (Addition without Carry)

- Description: Adds two registers without the C flag and places the result in the destination register Rd.
- \square Operation: Rd \leftarrow Rd + Rr
- □ Syntax: ADD Rd, Rr $0 \le d \le 31$, $0 \le r \le 31$
- □ Cycles: 1

ADD R1,R2 ; Add r2 to r1 (r1=r1+r2) ADD R28,R28 ; Add r28 to itself (r28=r28+r28)

SUB (Subtract without Carry)

- Description: Subtracts two registers and places the result in the destination register Rd.
- □ Operation: Rd ← Rd Rr
- □ Syntax: SUB Rd, Rr where, $0 \le d \le 31$, $0 \le r \le 31$
- Cycles: 1
- Example:

 SUB R13,R12
 ; Subtract R12 from R13

 BRNE noteq
 ; Branch if R12⇔R13

 ...
 noteq: nop
 ; Branch destination (do nothing)

ADC (Addition with Carry)

- Description: Adds two registers and the contents of the C flag and places the result in the destination register Rd.
- □ Operation: Rd ← Rd + Rr + C
- □ Syntax: ADC Rd, Rr $0 \le d \le 31$, $0 \le r \le 31$
- Cycles: 1

Add R1:R0 to R3:R2

ADD R2,R0 ; Add low byte

ADC R3,R1 ; Add with carry high byte

SBC (Subtract with Carry)

- Description: Subtracts two registers and subtracts with the C flag and places the result in the destination register Rd.
- □ Operation: Rd ← Rd Rr C
- □ Syntax: SBC Rd, Rr where, $0 \le d \le 31$, $0 \le r \le 31$
- Cycles: 1
- Example:

Subtract R1:R0 from R3:R2

SUB R2,R0 ; Subtract low byte

SBC R3,R1 ; Subtract with carry high byte

ADIW (Add Immediate to Word)

- Description: Adds an immediate value (0-63) to a register pair and places the result in the register pair. This instruction operates on the upper THREE register pairs, and is well suited for operations on the pointer registers.
- This instruction is not available in all devices.
- □ Operation: [Rd+1:Rd] ← [Rd+1:Rd] + K
- □ Syntax: ADIW Rd+1:Rd, K

where, $d=\{26,28,30\}$, $0 \le K \le 63$

SBIW (Subtract Immediate from Word)

- □ **Description:** Subtracts an immediate value (0-63) from a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the pointer registers.
- □ This instruction is not available in all devices.
- □ Operation: [Rd+1:Rd] ← [Rd+1:Rd] K
- □ Syntax: SBIW Rd+1:Rd, K d= $\{26,28,30\}$, $0 \le K \le 63$

1. Arithmetic and Logical Instructions Cont..

SUBI (Subtract Immediate)

- □ **Description:** Subtracts a register and a constant and places the result in the destination register Rd. This instruction is working on Register R16 to R31 and is very well suited for operations on the X, Y and Z pointers.
- □ Operation: Rd ← Rd K
- □ Syntax: SUBI Rd, K where, $16 \le d \le 31$, $0 \le K \le 255$

SBCI (Subtract Immediate with Carry)

- Description: Subtracts a constant from a register and subtracts with the C flag and places the result in the destination register Rd.
- □ Operation: Rd ← Rd K C
- □ Syntax: SBCl Rd, K where, $16 \le d \le 31$, $0 \le K \le 255$
- Cycles: 1
- Example:

Subtract \$4F23 from R17:R16
SUBI R16,\$23; Subtract low byte
SBCI R17,\$4F; Subtract with carry high byte

MUL (Multiply Unsigned)

- □ Description: This instruction performs 8-bit × 8-bit → 16-bit unsigned multiplication.
- The multiplicand Rd and the multiplier Rr are two registers containing unsigned numbers. The 16-bit unsigned product is placed in R1 (high byte) and R0 (low byte). Note that if the multiplicand or the multiplier is selected from R0 or R1 the result will overwrite those after multiplication.
- Operation: R1:R0 ← Rd × Rr (unsigned ← unsigned × unsigned)
- □ Syntax: MUL Rd, Rr where, $0 \le d \le 31$, $0 \le r \le 31$

MULS (Multiply Signed)

- Description: This instruction performs 8-bit × 8-bit
 16-bit signed multiplication.
- The multiplicand Rd and the multiplier Rr are two registers containing signed numbers. The 16-bit signed product is placed in R1 (high byte) and RO (low byte).
- Operation: R1:R0 ← Rd × Rr (signed ← signed × signed)
- Syntax: MULS Rd, Rr where, 16 ≤ d ≤ 31, 16 ≤ r ≤ 31

No DIVIDE instruction in AVR

- AVR has no instruction for divide operation.
- The division operation can be performed by doing subtraction operation repeatedly.
- The quotient is the number of times we subtracted and the remainder is in the register upon completion.

INC (Increment)

- Description: Adds one '1' to the contents of register Rd and places the result in the destination register Rd.
- □ Operation: Rd ← Rd + 1
- □ Syntax: INC Rd where, $0 \le d \le 31$
- Cycles: 1
- Example:


INC R22 ; increment R22

DEC (Decrement)

- Description: Subtracts one '1' from the contents of register Rd and places the result in the destination register Rd.
- □ Operation: Rd ← Rd 1
- □ Syntax: DEC Rd where, $0 \le d \le 31$
- Cycles: 1
- Example:

DEC R17 ; Decrement R17

1. Arithmetic and Logical Instructions Cont..



Description: Loads \$FF directly to register Rd.
 Operation: Rd ← \$FF
 Syntax: SER Rd where, 16 ≤ d ≤ 31
 Cycles: 1
 Example:
 SER R17 ; Set R17

2. Branch /Jump/Call Instructions

BRBS (Branch if Bit in SREG is Set)

- Description: Conditional relative branch. Tests a single bit in SREG and branches relatively to PC if the bit is set.
- This instruction branches relatively to PC in either. direction (PC - 63 ≤ destination ≤ PC + 64). The parameter k is the offset from PC and is represented in two's complement form.
- Operation: If SREG(s) = 1 then $PC \leftarrow PC + k + 1$, else $PC \leftarrow PC + 1$
- □ Syntax: BRBS s, k where, $0 \le s \le 7$, $-64 \le k \le +63$

BRNE (Branch if Not Equal)

- Description: Conditional relative branch. Tests the Zero flag (Z) and branches relatively to PC if Z is cleared. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the unsigned or signed binary number represented in Rd (Rd≠Rr) was not equal to the unsigned or signed binary number represented in Rr.
- This instruction branches relatively to PC in either direction (PC - 63 ≤ destination ≤ PC + 64). The parameter k is the offset from PC and is represented in two's complement form.
- Operation: If Rd ≠ Rr (Z = 1) then PC ← PC + k + 1, else PC ← PC + 1
- Syntax: BRNE k -64 ≤ k ≤ +63; PC ← PC + k + 1, if condition is true and PC ← PC + 1, if condition is false
- Cycles: 1 if condition is false 2 if condition is true

: Branch destination (do nothing)

Example:

nequal: nop

CPI R16, 5 : Compare register R16 with 5 ; Branch if they are not equal BRNE nequal

BRBS (Branch if Bit in SREG is Set)

- Cycles: 1 if condition is false 2 if condition is true Example:
- BSTR 0,3 : Load T bit with bit 3 of r0 BRBS 6, bitset ; Branch T bit was set
- ; Branch destination (do nothing) bitset: nop

BRCS - Branch if Carry Set

- Description:
- Conditional relative branch. Tests the Carry flag (C) and branches relatively to PC if C is set. This instruction branches relatively to PC in either direction (PC - 63 ≤ destination ≤ PC + 64). The parameter k is the offset from PC and is represented in two's complement form.
- Operation: If C = 1 then $PC \leftarrow PC + k + 1$, else PC ← PC + 1
- Syntax: BRCS k where, $-64 \le k \le +63$

BRBC (Branch if Bit in SREG is Cleared)

- Description: Conditional relative branch. Tests a single bit in SREG and branches relatively to PC if the bit is cleared.
- This instruction branches relatively to PC in either direction (PC - 63 ≤ destination ≤ PC + 64). The parameter k is the offset from PC and is represented in two's complement form.
- Operation: If SREG(s) = 1 then PC ← PC + k + 1, else $PC \leftarrow PC + 1$
- Syntax: BRBC s, k where, $0 \le s \le 7$, $-64 \le k \le +63$

BRCC - Branch if Carry Cleared

- Description:
- Conditional relative branch. Tests the Carry flag (C) and branches relatively to PC if C is cleared. This instruction branches relatively to PC in either direction (PC - 63 ≤ destination ≤ PC + 64). The parameter k is the offset from PC and is represented in two's complement form.
- Operation: If C = 0 then $PC \leftarrow PC + k + 1$, else $PC \leftarrow PC + 1$
- □ Syntax: BRCC k where, $-64 \le k \le +63$

BREQ (Branch if Equal)

- Description: Conditional relative branch. Tests the Zero flag (Z) and branches relatively to PC if Z is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the unsigned or signed bingry number represented in Rd (Rd=Rr) was equal to the unsigned or signed binary number represented in Rr.
- This instruction branches relatively to PC in either direction (PC - 63 ≤ destination ≤ PC + 64). The parameter k is the offset from PC and is represented in two's complement form.
- Operation: If Rd = Rr (Z = 1) then PC \leftarrow PC + k + 1, else PC ← PC + 1
- □ Syntax: BREQ k -64 \leq k \leq +63: PC \leftarrow PC + k + 1, if condition is true and PC ← PC + 1, if condition is false
- Cycles: 1 if condition is false 2 if condition is true
- Example:

CP R1, R0 BREQ equal

: Compare registers R1 and R0 ; Branch if registers equal

equal: nop

; Branch destination (do nothing)

BRIE - Branch if Global Interrupt is Enabled BRID - Branch if Global Interrupt is Disabled

Description:

- Conditional relative branch. Tests the Global Interrupt flag (1) and branches relatively to PC if I is set. This instruction branches relatively to PC in either direction (PC - 63 ≤ destination ≤ PC + 64). The parameter k is the offset from PC and is represented in two's complement form.
- Operation: If I = 1 then PC ← PC + k + 1, else PC ← PC + 1
- □ Syntax: BRIE k where, $-64 \le k \le +63$

Description:

- Conditional relative branch. Tests the Global Interrupt flag (1) and branches relatively to PC if I is cleared. This instruction branches relatively to PC in either direction (PC - 63 ≤ destination ≤ PC + 64). The parameter k is the offset from PC and is represented in two's complement form.
- Operation: If I = 0 then PC ← PC + k + 1, else PC ← PC + 1
- □ Syntax: BRID k where, $-64 \le k \le +63$

2. Branch /Jump/Call Instructions Cont..

CP- Compare

- Description:
- This instruction performs a compare between two registers Rd and Rr. None of the registers are changed. All conditional branches can be used after this instruction.
- Operation: Rd Rr
- □ Syntax: CP Rd, Rr where, $0 \le d \le 31$, $0 \le r \le 31$
- Cycles: 1

CPC- Compare with Carry

- □ Description:
- This instruction performs a compare between two registers Rd and Rr and also takes into account the previous carry. None of the registers are changed. All conditional branches can be used after this instruction.
- Operation: Rd Rr C
- □ Syntax: CPC Rd, Rr where, $0 \le d \le 31$, $0 \le r \le 31$
- Cycles: 1

CPI- Compare with Immediate

- Description:
- This instruction performs a compare between register Rd and a constant. The register is not changed. All conditional branches can be used after this instruction.
- Operation: Rd K
- □ Syntax: CPI Rd, K where, $16 \le d \le 31$, $0 \le K \le 255$
- Cycles: 1

2. Branch /Jump/Call Instructions Cont..

JMP (Jump)

- Description: It is an unconditional jump that can jump to any address within the entire 4M (words) program memory of AVR.
- It is a 4-byte instruction in which 10bits are used for opcode and the other 22 bits (0×000000 to 0×3FFFFF) represent the target address location.
- □ Operation: PC ← k
- □ Syntax: JMP k where, $0 \le k < 4M$
- Cycles: 3

JMP farple ; Unconditional jump ...

farplc:nop ; Jump destination (do nothing)

RJMP (Relative Jump)

- Description: It is an unconditional jump which jumps to an address within PC - 2K +1 and PC + 2K (words). In the assembler, labels are used instead of relative operands.
- It is 2-byte instruction, in which the first 4-bits are opcode and the remaining 12-bits is the relative address of the target location.
- □ The relative address range of 0×000 to 0×FFF is divided into forward and backward jumps; within the -2048 to +2047 words of memory relative to current PC value.
- Operation: PC ← PC + k + 1
- □ Syntax: RJMP $k 2K \le k < 2K$
- Cycles: 2 Example:

: Compare R16 to \$42 CPI R16,\$42 : Branch if R16 ⇔ \$42 BRNE error RJMP ok : Unconditional branch error: ADDr16,R17 : Add R17 to R16 : Increment R16 INC R16

; Destination for RJMP(do nothing) ok: nop

IJMP (Indirect Jump)

- Description: Indirect jump to the address pointed by the Z (16 bits) pointer register in the register file, unconditionally. The Z pointer register is 16 bits wide and allows jump within the 128K bytes section of program memory.
- In other jump instruction the target address is static, but in the case of IJMP the target address can be changed dynamically by changing the Z-registers content through the program.
- □ Operation: PC ← Z(15:0) Devices with 16 bits PC, 128K bytes program memory maximum.
- Syntax: IJMP
- Cycles: 2
- Example:

MOV R30, R0 : Set offset to jump table

IJMP ; Jump to routine pointed to by R31:R30

2. Branch /Jump/Call Instructions Cont..

CALL (Long Call to a Subroutine)

- Description: Calls to a subroutine within the entire program memory. The return address (address next to the instruction after the CALL) will be stored onto the stack. Then the execution jumps to the subroutine called.
- The stack pointer uses a post-decrement scheme during CALL.
- When the subroutine execution has finished and executes the RET instruction, the address of the instruction below the CALL is loaded into the PC and the instruction below the CALL instruction is executed.
- Operation: PC ←k Devices with 16 bits PC, 128K bytes program memory maximum.
- □ Syntax: CALL k where, $0 \le k < 64K$
- Cycles: 4
- Example:

MOV R16,R0 ; Copy r0 to r16
CALL check ; Call subroutine

nop ; Continue (do nothing)

check: CPI R16, \$42; Check if r16 has a special value

BREQ error ; Branch if equal RET ; Return from subroutine

error: RJMP error : Infinite loop

RCALL (Relative Call to Subroutine)

- Description: It is the instruction which calls subroutine having address within PC 2K +1 and PC + 2K (words). In the assembler, labels are used instead of relative operands.
- It is 2-byte instruction, in which the first 4-bits are opcode and the remaining 12-bits is the relative address of the target location of the subroutine to be called.
- The relative address range of 0×000 to 0×FFF is divided into forward and backward calls; within the -2048 to +2047 words of memory relative to current PC value.
- Operation:

(i)PC ← PC + k + 1 Devices with 16 bits PC, 128K bytes program memory maximum.

□ Syntax: RCALL $k - 2K \le k \le 2K$

Cycles: 3

RCALL routine ; Call subroutine

routine: PUSH R14 ; Save R14 on the stack

POP R14 ; Restore R14 RET ; Return from subroutine

ICALL (Indirect Call to Subroutine)

- Description: Indirect call of a subroutine pointed by the Z (16 bits) pointer register in the register file. The Z pointer register is 16 bits wide and allows call to a subroutine within the lowest 64K words (128K bytes) section in the program memory space.
- The stack pointer uses a post-decrement scheme during ICALL.
- Operation: PC(15:0) ← Z(15:0) Devices with 16 bits PC, 128K bytes program memory maximum.
- Syntax: ICALL ;STACK ← PC + 1; SP ← SP 2 (2 bytes, 16 bits)
- Cycles: 3
- Example:

MOV R30,R0 ; Set offset to call table ICALL ; Call routine pointed to by R31:R30

RET (Return from Subroutine)

- Description: Returns from subroutine. The return address is loaded from the Stack. The stack pointer uses a pre-increment scheme during RET.
- Operation: PC(15:0) ← STACK ,Devices with 16 bits PC, 128K bytes program memory maximum.
- Syntax: RET;SP←SP + 2, (2bytes, 16 bits) Cycles: 4

```
RCALL routine ; Call subroutine ...
routine: PUSH R14 ; Save R14 on the stack ...
POP R14 ; Restore R14 ; Return from subroutine
```

RETI (Return from Interrupt)

- Description: Returns from interrupt. The return address is loaded from the Stack and the global interrupt flag is set.
- Note that the status register is not automatically stored when entering an interrupt routine, and it is not restored when returning from an interrupt routine. This must be handled by the application program. The stack pointer uses a pre-increment scheme during RETI.
- Operation: PC(15:0) ← STACK, Devices with 16 bits PC, 128K bytes program memory maximum.
- Syntax: RETI ;SP ← SP + 2 (2 bytes, 16 bits)

□ Example:

```
extint: PUSH R0 ; Save R0 on the stack ...
POP R0 ; Restore R0 RETI ; Return and enable interrupts
```

3. Data Transfer Instructions

Instruction	Operand	Explanation	Example
MOV	D, S	D = S	MOV D, S
LDS	D, K(memory location)	D = Value at K	LDS D, K
LD	D, S	D = Value at memory location stored in S	LD D, S
LDI	D, K(constant)	D = K	LDI D, K
LPM	D, Z(flash memory)	Store the value in register Z from flash memory into the memory location stored in the D register	LPM D, Z
IN	D, A	Stores the value in register A in D. where A is from [0, 63](64 I/O Registers)	IN D, A
OUT	A, D	Stores the value in register D in A. where A is from [0, 63](64 I/O Registers)	OUT A, D
STS	K, S	Stores the value in register S into memory location K.	STS K, S
ST	D, S	Store the value in register S into the memory location stored in the D register	ST D, S
PUSH	D	Pushes the content of D on the top of the stack	PUSH D
POP	D	Removes the topmost entry from the stack and transfers that value to D	POP D


6. Programming in C to Interface peripherals, Interrupts, ISR and Timers

Interfacing Peripherals


- Interfacing handles how to connect with peripherals to another Embedded System. It includes how to integrate and communicate ES with each other. It also includes designing software handlers that perform the communication through the peripherals.
- In ATmega32 has 32 Programmable I/O lines PortA, PortB, PortC and PortD.
- Each Port consists three registers :
 - Data Direction Register (DDRx)
 - Output Register (PORTx)
 - Input Register (PINx)




• Each port consist of 3 registers:



Embedded SystemInterfacing



I/O port registers



6. Programming in C to Interface peripherals, Interrupts, ISR and Timers Cont...

Interfacing Peripherals Cont..

Input/Output Programming

- Programmer decide which port is Input and which is output.
 - Configure the port direction by using register DDRx.
 - 1 for Output and 0 for Input.
 - o In Read: Use register PINx.
 - o In Write: Use register PORTx.

I/O port Programing 'cont

```
DDRA = 0xFF; //initialize portA as output
DDRB = 0x00; //initialize portB as input

if ((PINB & 0b00000001) == 1) //read a switch on PB0
{
     PORTA = 0xFF; //All LEDs on
}
else
     PORTA = 0x00; //All LEDs off
```

As Output:

- LEDs
- Buzzer
- Relay

. . . —

As Input:

- Switches
- Digital sensors
- Signal from another uC
- PC parallel port

6. Programming in C to Interface peripherals, Interrupts, ISR and Timers Cont...

Interrupts

Types

- 1. Exception handling Reset and Software Interrupts.
- 2. Non maskable Interrupts It doesn't depend on global interrupt in processor status word. Usually it's external interrupts.
- 3. Maskable Interrupts Depend on global interrupt enable in processor status. It may be
 - External interrupt from external pin.
 - Internal interrupt from peripheral.

What happens when an interrupt occurs?

- The current instruction finishes execution.
- The address of the next instruction is calculated and pushed on the stack.
- All the CPU registers are pushed onto the stack.
- The program counter is loaded with the address pointed to by the interrupt vector and execution continues.

Interrupt Service Routine (ISR)

- When an interrupt is invoked, the micro-controller runs the ISR.
- For every interrupt, there is a fixed location in memory that holds the address of its ISR.
- It is a specialized function or routine that is called when an interrupt is triggered by a hardware device.
- Example-

6. Programming in C to Interface peripherals, Interrupts, ISR and Timers Cont...

Timer Module

The timer of the AVR can be monitor Three events through State Register (TIMSK):

- <u>Timer Overflow</u> means that the counter has counted up to its maximum value and is reset to zero in the next timer clock cycle. The resolution of the timer determines the maximum value of that timer. The timer overflow event causes the Timer Overflow Flag (TOVx) to be set in the Timer Interrupt Flag Register (TIFR).
- <u>Compare Match</u> In case where it is not sufficient to monitor a timer overflow. The compare match interrupt can be used. The Output Compare Register (OCRx) can be loaded with a value [0.. MaxVal] which the timer will be checked against every timer cycle. When the timer reaches the compare value, the corresponding Output Compare Flag (OCFx) in the TIFR register is set. The Timer can be configured to clear the count register to "0" on a compare match.
- <u>Input capture</u> The AVR has an input pin to trigger the input capture event. A signal change at this pin causes the timer value to be read and saved in the Input Capture Register (ICRx). At the same time the ICFx in the TIFR will be set. This is useful to measure the width of external pulses.

THANK YOU VERY MUCH

CHAPTER 2 COMPLETED