


Table of Contents

Team Members:	2
1. QuestaSim Wavefrom:	
2. QuestaLint	
3. Synthesis	
A. Sequential Encoding:	
B. Gray Encoding:	
C. One Hot Encoding:	
4. Implementation:	9
Sequential Encoding:	9
Gray Encoding:	
One Hot Encoding:	
5. "Messages" Tab:	13


Team Members:

Name	Group Num:
Mina Hakim	Group 2
Mark Tamer	Group 3


1. QuestaSim Wavefrom:



Data Written (0xaa) at Address (36):




2. QuestaLint




3. Synthesis

A. Sequential Encoding:


Elaboration Schematic:




Synthesis Schematic:




Synthesis Report:



Timing Report:




Critical Path:




B. Gray Encoding:

Elaboration Schematic:



Synthesis Schematic:




Synthesis Report:

		_		cause address size (4) smaller than threshold (5) se address size (3) smaller than threshold (5)			
1	INFO: [Synth 8-5544] ROM "rx_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)						
2	INFO: [Synth 8-5544] RO	M "rx_shift_r	eg" won't be mapped to Block R	AM because address size (3) smaller than threshold			
3	INFO: [Synth 8-5544] RO	M "next_state	" won't be mapped to Block RAM	because address size (2) smaller than threshold			
4							
5	Stat	e I	New Encoding	Previous Encoding			
6	!						
7	IDL	E	000	000			
8	CHK_CM	D I	001	001			
9	WRIT	E	011	011			
0	READ AD	DI	010	010			
1	READ DAT	A I	111	110			
2							

Timing Report:




Critical Path:




C. One Hot Encoding:


Elaboration Schematic:




Synthesis Schematic:








Timing Report:




Critical Path:




4. Implementation:

Sequential Encoding:


Utilization report:



Timing report:




FPGA device snippet:



Gray Encoding:


Utilization report:



Timing report:



FPGA device snippet:




One Hot Encoding:


Utilization report:

Name 1	Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
N slave_ram_top_module	38	55	19	38	13	0.5	5	1
<pre>ram_inst (ram)</pre>	1	17	3	1	0	0.5	0	0
<pre>spi_inst (spi_slave)</pre>	37	38	17	37	13	0	0	0

Timing report:



FPGA device snippet:



5. "Messages" Tab:

Note: Critical Warning due to hold time violation from debug cores

