

Table of Contents

Abstract:	
A. Parameterized Reg_Mux: B. Parameterized 4x1 MUX: C. Pre_Add_Sub:	1
D. Multiplier E. Post_Add_Sub F. Top Module:	3
 Test Bench Code: Do File: QuestaSim Snippets Constraint File 	10
6. Elaboration:MessageSchematic:7. Synthesis	1111
Message Tab: Schematic: Timing Report: Utilization Report:	11 12 13
8. Implementation	13
Message Tab: Timing Report: Utilization Report: Device Snippet:	14 14
9. Linting:	15

Abstract:

This project presents the design and implementation of a high-performance DSP48A1 slice for Spartan-6 FPGAs, optimized for math-intensive digital signal processing applications. The DSP48A1 slice is a configurable arithmetic block capable of performing multiply-accumulate, addition, subtraction, and pre-adder operations with wide dynamic range and high precision. The design supports flexible pipeline configurations, independent clock enables, and both synchronous and asynchronous reset modes, enabling trade-offs between latency and throughput to meet diverse application requirements.

The implementation leverages the slice's cascading capabilities for multi-stage DSP operations, allowing 48-bit result propagation and extended carry chains for complex computations. The design flow included functional verification using directed test patterns and waveform analysis in QuestaSim, followed by synthesis targeting a 100 MHz clock constraint with the LVCMOS33 I/O standard. The resulting design offers efficient resource utilization and robust performance, making it suitable for high-speed, real-time signal processing systems in FPGA-based platforms.

1. RTL code:

A. Parameterized Reg Mux:

```
module Param Reg 2x1MUX #(
         parameter WIDTH = 2,
parameter RSTTYPE = "SYNC", // "SYNC" or "ASYNC"
         parameter REG = 1
          input [WIDTH-1:0] in,
                             clk,
                             clk_enable, // Clock enable signal
                             rst,
         output reg [WIDTH-1:0] out
11
     );
              always @(in) begin
                 out = in;
              end
              if (RSTTYPE == "ASYNC") begin
                  always @(posedge clk or posedge rst) begin
                      if (rst) begin
                          out <= {WIDTH{1'b0}}};
                      end else if(clk_enable)begin
                          out <= in;
              end else if (RSTTYPE == "SYNC") begin
                  always @(posedge clk) begin
                          out <= {WIDTH{1'b0}}};
                      end else if(clk_enable)begin
                          out <= in;
              end
         end
```

B. Parameterized 4x1 MUX:

C. Pre_Add_Sub:

```
module Pre_Add_Sub #(
parameter WIDTH = 18 // Width of the input and output ports

) (
input [WIDTH-1:0] in1,
input [WIDTH-1:0] in2,
input sel, // Select signal for addition or subtraction
output [WIDTH-1:0] out
);

assign out = (sel) ? (in1 - in2) : (in1 + in2);
endmodule
```

D. Multiplier

```
module MUL #(

parameter wIDTH = 18,

localparam OUT_WIDTH = 2* WIDTH,
parameter REG_OUT = 1 // Registering the output

}

parameter REG_OUT = 1 // Registering the output

| input [wIDTH-1:0] in1,
 input [wIDTH-1:0] in2,
 input clk,
 input clk, enable_out, // clock enable signals
 input rst_out,
 output [OUT_WIDTH-1:0] out

| input wire [OUT_wIDTH-1:0] out

| // Internal signal for the registered input

| wire [OUT_wIDTH-1:0] out_reg;

| // Instantiate the parameterized register module for in1 and in2
| Param_Reg_ZxIMUX #(.WIDTH(OUT_WIDTH), .RSTTYPE(RSTTYPE), .REG(REG_OUT)) MREG (out_reg, clk, clk_enable_out, rst_out, out);


endmodule
```

E. Post Add Sub

```
parameter WIDTH = 48, // Width of the input and output ports
parameter RSTTYPE = "SYNC", // "SYNC" or "ASYNC"
parameter REG_CIN = 1, // Registering the CIN
        input [WIDTH-1:0] mux_X_in1,
                           mux X in2,
                           mux_X_in3,
                           mux_X_sel,
        input [WIDTH-1:0] mux_Z_in1,
                          mux Z in2,
        input [WIDTH-1:0] mux_Z_in3,
                           mux_Z_sel,
                           clk_enable_carry, // Clock enable signals
                           clk_enable_out, // Clock enable signals
                           rst_carry,
                           rst_out,
                           cout
    wire [WIDTH-1:0] out_reg;
    reg [WIDTH-1:0] mux_X_out;
    reg [WIDTH-1:0] mux_Z_out;
                    cin_reg;
                    cout_reg;
                                       .RSTTYPE(RSTTYPE),.REG(REG_CIN)) CYI (cin, clk, clk_enable_carry, rst_carry, cin_reg);
    Param_Reg_2x1MUX #(.WIDTH(1),
                                       .RSTTYPE(RSTTYPE),.REG(REG_COUT)) CYO (cout_reg, clk, clk_enable_carry, rst_carry, cout);
    Param_Reg_2x1MUX #(.WIDTH(1),
    Param_Reg_2x1MUX #(.WIDTH(WIDTH), .RSTTYPE(RSTTYPE),.REG(REG_OUT)) PREG (out_reg, clk, clk_enable_out, rst_out, out);
40
     always @(mux_X_sel or mux_X_in1 or mux_X_in2 or mux_X_in3) begin
         case (mux_X_sel)
               2'b01: mux_X_out = mux_X_in1;
              2'b10: mux_X_out = mux_X_in2;
              2'b11: mux_X_out = mux_X_in3;
              default: mux_X_out = 0; // Default case to handle unexpected values
     end
     always @(mux_Z_sel or mux_Z_in1 or mux_Z_in2 or mux_Z_in3) begin
         case (mux_Z_sel)
              2'b01: mux_Z_out = mux_Z_in1;
              2'b10: mux_Z_out = mux_Z_in2;
              2'b11: mux_Z_out = mux_Z_in3;
              default: mux_Z_out = 0; // Default case to handle unexpected values
     end
     assign {cout_reg, out_reg} = (sel) ? (mux_Z_out + cin_reg)) : (mux_Z_out + mux_X_out + cin_reg);
```

F. Top Module:

Note: The Design implementation is divide into the following Stages



Parameters and I/O ports:

```
input [17:0] A,
input [17:0] B,
input [17:0] D,
      [17:0] BCIN,
             CARRYIN,
input [7:0] OPMODE,
                           //Control input to select the arithmetic operations of the DSP48A1 slice.
             CEB,
             CECARRYIN,
             CEOPMODE,
             CEP,
                           //copy of the CARRYOUT signal that can be routed to the user logic.
             RSTB,
             RSTCARRYIN,
             RSTOPMODE,
             RSTP,
// Cascade Ports:
output [17:0] BCOUT,
                            //Cascade input for Port P
output [47:0] PCOUT
```

Stage 1:

Stage 2:

Stage 3:

```
wire [47:0] M_extended; // Extended M output
//Post Add/Sub
 wire cin_temp;
    if(CARRYINSEL == "CARRYIN")
    assign cin_temp = CARRYIN;
    else if(CARRYINSEL == "OPMODE5"
        assign cin_temp = OPMODE_reg[5];
Post_Add_Sub #(
         .WIDTH(48).
         .RSTTYPE(RSTTYPE).
         .REG_CIN(CARRYINREG),
         .REG_COUT(CARRYOUTREG),
         .REG_OUT(PREG)
         ) post_add_sub (
         .mux_X_in1(M_extended), // D:A:B Cont
         .mux_X_in2(P),
         .mux_X_in3(D_A_B_cont),
         .mux_X_sel(OPMODE_reg[1:0]), // Select signal for MUX X inputs
.mux_Z_in1(PCIN),
         .mux Z in2(P).
         .mux_Z_in3(C_reg),
         .mux_Z_sel(OPMODE_reg[3:2]), // Select signal for MUX Z inputs
         .cin(cin_temp),
         .sel(OPMODE_reg[7]), // Select signal for addition or subtraction
         . {\tt clk\_enable\_carry(CECARRYIN),} \ // \ {\tt Clock\ enable\ signals\ for\ carry-in\ and\ carry-out}
         . {\tt clk\_enable\_out(CEP),} \ // \ {\tt Clock \ enable \ signals \ for \ output}
         .rst_out(RSTP),
.out(P),
         .cout(CARRYOUT)
```

2. Test Bench Code:

Parameters and Stimulus declaration:

```
parameter AOREG = 0;
parameter BOREG = 0;
parameter B1REG = 1;
parameter CREG = 1;
parameter MREG = 1;
parameter PREG = 1;
parameter CARRYINREG = 1;
parameter OPMODEREG = 1;
parameter CARRYINSEL = "OPMODE5";
parameter B_INPUT = "DIRECT";
//Input Ports
reg [17:0] A;
reg [17:0] D;
reg [17:0] BCIN;
reg [7:0] OPMODE;
           CECARRYIN; // Clock enable for the carry-in register (CYI) and the carry-out register (CYO)
                         // Clock enable for the D port register (DREG)
           CEM;
            CEOPMODE;
           CEP;
            RSTOPMODE;
            RSTP;
reg [47:0] PCIN;
wire [17:0] BCOUT;
wire [47:0] PCOUT;
wire [35:0] M;
wire [47:0] P;
            CARRYOUT;
            CARRYOUTF:
```

Instantiation:

```
Spartan6_DSP48A1 #(
         .AØREG(AØREG),
         .A1REG(A1REG),
         .BØREG(BØREG),
         .B1REG(B1REG),
         .CREG(CREG),
         .DREG(DREG),
         .MREG(MREG),
         .PREG(PREG),
         .CARRYINREG(CARRYINREG),
         .CARRYOUTREG(CARRYOUTREG),
         .OPMODEREG(OPMODEREG),
         .CARRYINSEL(CARRYINSEL),
         .B_INPUT(B_INPUT),
         .RSTTYPE(RSTTYPE)
     ) dut (
         .BCIN(BCIN),
         .CARRYIN(CARRYIN),
         .OPMODE(OPMODE),
         .CEA(CEA),
         .CEB(CEB),
         .CECARRYIN(CECARRYIN),
         .CEM(CEM),
         .CEOPMODE(CEOPMODE),
         .CEP(CEP),
         .CARRYOUT(CARRYOUT),
         .CARRYOUTF(CARRYOUTF),
99
         .RSTA(RSTA),
         .RSTB(RSTB),
         .RSTC(RSTC),
         .RSTCARRYIN(RSTCARRYIN),
         .RSTD(RSTD),
         .RSTM(RSTM),
         .RSTOPMODE(RSTOPMODE),
         .RSTP(RSTP),
        .BCOUT(BCOUT),
        .PCIN(PCIN),
        .PCOUT(PCOUT)
```

```
#1 CLK = ~CLK;
           RSTA = 1; RSTB = 1; RSTC = 1; RSTD = 1; RSTM = 1; RSTP = 1; RSTCARRYIN = 1; RSTOPMODE = 1;
           A = {\tt frandom; B = frandom; C = frandom; D = frandom; CARRYIN = frandom; OPMODE =
           CEA = $random; CEB = $random; CEC = $random; CED = $random; CEM = $random; CEP = $random;
           CECARRYIN = $random; CEOPMODE = $random; PCIN = $random; BCIN = $random;
                    @(negedge CLK);
                     if(P != 48'h00000000000) begin
                         $display("Test failed: in Reset");
                         $stop;
                     end
           RSTA = 0; RSTB = 0; RSTC = 0; RSTD = 0; RSTM = 0; RSTP = 0; RSTCARRYIN = 0; RSTOPMODE = 0;
           CEA = 1; CEB = 1; CEC = 1; CED = 1; CEM = 1; CEP = 1; CECARRYIN = 1; CEOPMODE = 1;
           A = 20; B = 10; C = 350; D = 25;
           OPMODE = 8'b11011101;
           BCIN = $random; CARRYIN = 0; PCIN = $random;
           repeat(4)@(negedge CLK);
           if(BCOUT != 18'hF || M != 36'h12c || P != 48'h32 || PCOUT != 48'h32 || CARRYOUT != 0 || CARRYOUTF != 0) begin
                    $display("Test failed: DSP Path 1");
                    $stop;
        OPMODE = 8'b00010000;
        BCIN = $random; CARRYIN = 0; PCIN = $random;
        if(BCOUT != 18'h23 || M != 36'h2BC || P != 48'h0 || PCOUT != 0 || CARRYOUT != 0 || CARRYOUT != 0) begin
                 $display("Test failed: DSP Path 2");
                $stop;
       A = 20; B = 10; C = 350; D = 25;
OPMODE = 8'b00001010;
        BCIN = $random; CARRYIN = 0; PCIN = $random;
                 $display("Test failed: DSP Path 3");
                 $stop;
        A = 5; B = 6; C = 350; D = 25; PCIN = 3000;
       OPMODE = 8'b10100111;
        BCIN = $random; CARRYIN = 0;
        repeat(3)@(negedge CLK);
        if(BCOUT != 18'h6 || M != 36'h1e || P != 48'hfe6fffec0bb1 || PCOUT != 48'hfe6fffec0bb1 || CARRYOUT != 1 || CARRYOUTF != 1) begin
                $display("Test failed: DSP Path 4");
                 $stop;
        $display("ALL TESTS PASSED");
        $stop;
endmodule
```

3. Do File:

```
Digital_Design_Diploma / Project_1 / = run_DSP48A1.do

vlib work

vlog Spartan6_DSP48A1.v Spartan6_DSP48A1_tb.v Mul.v Param_4x1MUX.v Param_Reg_2x1MUX.v Post_Add_Sub.v Pre_Add_Sub.v


vsim -voptargs=+acc work.Spartan6_DSP48A1_tb

add wave *

run -all

#quit -sim
```

4. QuestaSim Snippets




5. Constraint File

6. Elaboration:

Message Tab:




Schematic:



7. Synthesis

Message Tab:



Schematic:

Timing Report:


Design Timing Summary Hold Pulse Width Setup Worst Negative Slack (WNS): 5.168 ns Worst Hold Slack (WHS): 0.182 ns Worst Pulse Width Slack (WPWS): 4.500 ns Total Negative Slack (TNS): 0.000 ns Total Hold Slack (THS): 0.000 ns Total Pulse Width Negative Slack (TPWS): 0.000 ns Number of Failing Endpoints: 0 Number of Failing Endpoints: 0 Number of Failing Endpoints: Total Number of Endpoints: Total Number of Endpoints: Total Number of Endpoints: 162 All user specified timing constraints are met.

Utilization Report:


Name 1	Slice LUTs (134600)	Slice Registers (269200)	DSP s (740	Bonded IOB (500)	BUFGCTRL (32)
N Spartan6_DSP48A1	230	160	1	327	1
A1REG_reg_mux (Par	0	18	0	0	0
■ B1REG_reg_mux (Par	0	18	0	0	0
CREG_reg_mux (Para	0	48	0	0	0
D_reg_mux (Param_R	0	18	0	0	0
> I mul (MUL)	0	0	1	0	0
OPMODE_reg_mux (P	227	8	0	0	0
> I post_add_sub (Post_A	2	50	0	0	0

8. Implementation

Message Tab:




Timing Report:



Utilization Report:

Name 1	Slice LUTs (133800)	Slice Registers (267600)	Slice (3345 0)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	DSP s (740	Bonded IOB (500)	BUFGCTRL (32)
∨ N Spartan6_DSP48A1	229	179	105	229	50	1	327	1
A1REG_reg_mux (Par	0	18	8	0	0	0	0	0
B1REG_reg_mux (Par	0	36	11	0	0	0	0	0
CREG_reg_mux (Para	0	48	14	0	0	0	0	0
D_reg_mux (Param_R	0	18	10	0	0	0	0	0
> I mul (MUL)	0	0	0	0	0	1	0	0
■ OPMODE_reg_mux (P	227	8	71	227	0	0	0	0
> I post_add_sub (Post_A	2	51	16	2	1	0	0	0

Device Snippet:



9. Linting:

