

Q1)

1. Design:

```
1  module adder (  
2      input  clk,  
3      input  reset,  
4      input  signed [3:0] A, // Input data A in 2's complement  
5      input  signed [3:0] B, // Input data B in 2's complement  
6      output reg signed [4:0] C // Adder output in 2's complement  
7  );  
8  
9      // Register output C  
10     always @(posedge clk or posedge reset) begin  
11         if (reset)  
12             C <= 5'b0;  
13         else  
14             C <= A + B;  
15     end  
16 endmodule
```

2. Verification Plan:

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functional Checking
ADDER_1	When the reset is asserted, the output C value must be low	Directed at the start of the simulation		A checker in the testbench to make sure the output is correct
ADDER_2	Verifying maximum negative value on A and maximum negative value on B	Directed during the simulation		A checker in the testbench to make sure the output is correct
ADDER_3	Verifying maximum negative value on A and zero value on B	Directed during the simulation		A checker in the testbench to make sure the output is correct
ADDER_4	Verifying maximum negative value on A and maximum positive value on B	Directed during the simulation		A checker in the testbench to make sure the output is correct
ADDER_5	Verifying maximum positive value on A and maximum negative value on B	Directed during the simulation		A checker in the testbench to make sure the output is correct
ADDER_6	Verifying maximum positive value on A and zero value on B	Directed during the simulation		A checker in the testbench to make sure the output is correct
ADDER_7	Verifying maximum positive value on A and maximum positive value on B	Directed during the simulation		A checker in the testbench to make sure the output is correct
ADDER_8	Verifying zero on A and maximum Negative value on B	Directed during the simulation		A checker in the testbench to make sure the output is correct
ADDER_9	Verifying zero on A and zero value on B	Directed during the simulation		A checker in the testbench to make sure the output is correct
ADDER_10	Verifying zero on A and maximum positive value on B	Directed during the simulation		A checker in the testbench to make sure the output is correct
ADDER_11	When the reset is asserted, the output C value must be low	Directed at the end of the simulation		A checker in the testbench to make sure the output is correct

3. Testbench Code:


```
1  module adder_tb();
2
3      localparam MAXPOS = 7;
4      localparam MAXNEG = -8;
5
6      logic CLK;
7      logic reset;
8      logic signed [3:0] A; // Input data A in 2's complement
9      logic signed [3:0] B; // Input data B in 2's complement
10     logic signed [4:0] C_dut; // Adder output in 2's complement
11
12     int error_count, correct_count;
13
14     adder DUT (CLK, reset, A, B, C_dut);
15
16     initial begin
17         CLK = 0;
18         forever
19             #1 CLK = ~CLK;
20     end
21
22     task reset_assert();
23         reset = 1;
24         check_result(0);
25         reset = 0;
26     endtask
27
28     task check_result(input logic signed [4:0] C_expected);
29         @(negedge CLK);
30         $display("Expected:%d | DUT: %d", C_expected, C_dut);
31         if(C_dut != C_expected) begin
32             error_count++;
33             $stop;
34         end
35         else begin
36             correct_count++;
37         end
38     endtask
39
40     initial begin
41         A = 0;
42         B = 0;
43         correct_count = 0;
44         error_count = 0;
45
46         //Adder_1
47         reset_assert();
48
49         //Adder_2
50         A = MAXNEG; B = MAXNEG; check_result(-16);
51         //Adder_3
52         A = MAXNEG; B = 0; check_result(MAXNEG);
53         //Adder_4
54         A = MAXNEG; B = MAXPOS; check_result(-1);
55
56         //Adder_5
57         A = MAXPOS; B = MAXNEG; check_result(-1);
58         //Adder_6
59         A = MAXPOS; B = 0; check_result(MAXPOS);
60         //Adder_7
61         A = MAXPOS; B = MAXPOS; check_result(14);
62
63         //Adder_8
64         A = 0; B = MAXNEG; check_result(MAXNEG);
65         //Adder_9
66         A = 0; B = 0; check_result(0);
67         //Adder_10
68         A = 0; B = MAXPOS; check_result(MAXPOS);
69
70         //Adder_11
71         reset_assert();
72
73         $display("Test Finished | Correct_Count=%d | Error_Count=%d", correct_count, error_count);
74         $stop;
75     end
76 endmodule
```

4. Do File:


```
1 vlib work
2 vlog adder.v adder_tb.sv +cover -covercells
3 vsim -voptargs=+acc work.adder_tb -cover
4 add wave *
5 coverage save adder_tb.ucdb -onexit -du work.adder
6 run -all
7 quit -sim
8 vcover report adder_tb.ucdb -details -annotate -all -output coverage_rpt.txt
```

5. Code Coverage:

Branch Coverage:




Statement Coverage:



Toggle Coverage:



6. Questasim Waveform:



7. Coverage Report:

Branch Coverage:

```

=====
=== Instance: /\adder_tb#DUT
=== Design Unit: work.adder
=====
Branch Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Branches              2      2      0    100.00%

=====Branch Details=====
Branch Coverage for instance /\adder_tb#DUT

  Line      Item              Count    Source
  ----      -
  File adder.v
  -----IF Branch-----
  11              1              4    Count coming in to IF
  11              1              9    if (reset)
  13              1              9    else

Branch totals: 2 hits of 2 branches = 100.00%

```

Statement Coverage:

```

Statement Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Statements            3      3      0    100.00%

=====Statement Details=====

```

Toggle & Total Coverage:

```
=====Toggle Details=====
Toggle Coverage for instance /\adder_tb#DUT  --
Node      1H->0L      0L->1H  "Coverage"
-----
A[0-3]      1          1      100.00
B[0-3]      1          1      100.00
C[4-0]      1          1      100.00
  clk      1          1      100.00
  reset     1          1      100.00

Total Node Count      =      15
Toggled Node Count    =      15
Untoggled Node Count  =       0

Toggle Coverage       =    100.00% (30 of 30 bins)

Total Coverage By Instance (filtered view): 100.00%
```

Q2)

1. Design:

```
1  module priority_enc (
2  input  clk,
3  input  rst,
4  input  [3:0] D,
5  output reg [1:0] Y, //Fixed bug: Added Reg modifier
6  output reg valid
7  );
8
9  always @(posedge clk) begin
10     if (rst) begin
11         Y <= 2'b0;
12         valid <= 1'b0;          //Fixed bug: Added Missing line as rst resets all outputs
13     end
14     else begin                  //Fixed bug: added Begin and end to Else statement
15         casex (D)
16             4'b1000: Y <= 0;
17             4'bX100: Y <= 1;
18             4'bXX10: Y <= 2;
19             4'bXXX1: Y <= 3;
20         endcase
21         valid <= (~|D)? 1'b0: 1'b1;
22     end
23 end
24 endmodule
```

2. Verification Plan:

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functional Checking
Priorirt_Encoder_1	When the reset is asserted, the output Y and Valid value must be low	Directed during the simulation		A checker in the testbench to make sure the output is correct
Priorirt_Encoder_2	exhaustively verify all possible of input D combination.	Directed during the simulation		A checker in the testbench to make sure the output is correct

3. Testbench Code:


```
1  module priority_enc_tb();
2
3  logic  clk;
4  logic  rst;
5  logic  [3:0] D;
6  logic  [1:0] Y_dut;
7  logic  valid_dut;
8
9  int error_count, correct_count;
10
11  priority_enc dut (clk, rst, D, Y_dut, valid_dut);
12
13  initial begin
14      clk = 0;
15      forever
16          #1 clk = ~clk;
17  end
18
19  task check_result(input logic valid_expected, [1:0] Y_expected);
20      @(negedge clk);
21      $display("Y: Expected:%d | DUT:%d || Valid: Expected:%d | DUT:%d", Y_expected, Y_dut, valid_expected, valid_dut);
22      if(Y_dut != Y_expected || valid_dut != valid_expected)begin
23          error_count++;
24          $stop;
25      end
26      else begin
27          correct_count++;
28      end
29  endtask
30
31  task reset_assert();
32      rst = 1;
33      check_result(0, 0);
34      rst = 0;
35  endtask
36
37  initial begin
38
39      correct_count = 0;
40      error_count = 0;
41
42      //Priority_Encoder_1
43      reset_assert();
44
45      //Priority_Encoder_2
46      D = 4'b0000; check_result(0, 0); //Y_expected is Don't Care
47      D = 4'b1000; check_result(1, 0);
48
49      D = 4'b0100; check_result(1, 1);
50      D = 4'b1100; check_result(1, 1);
51
52      D = 4'b0010; check_result(1, 2);
53      D = 4'b0110; check_result(1, 2);
54      D = 4'b1010; check_result(1, 2);
55      D = 4'b1110; check_result(1, 2);
56
57      D = 4'b0001; check_result(1, 3);
58      D = 4'b0011; check_result(1, 3);
59      D = 4'b0101; check_result(1, 3);
60      D = 4'b0111; check_result(1, 3);
61      D = 4'b1001; check_result(1, 3);
62      D = 4'b1011; check_result(1, 3);
63      D = 4'b1101; check_result(1, 3);
64      D = 4'b1111; check_result(1, 3);
65
66      D = 4'b1000; check_result(1, 0); //For 100% Code Coverage
67
68      //Priority_Encoder_1
69      reset_assert();
70
71      $display("Total Tests:%d | Correct Tests:%d | Error Test:%d", correct_count + error_count, correct_count, error_count);
72      $stop;
73
74  end
75
76  endmodule
```

4. Do File:

```
1 vlib work
2 vlog priority_enc.v priority_enc_tb.sv +cover -covercells
3 vsim -voptargs=+acc work.priority_enc_tb -cover
4 add wave *
5 coverage save priority_enc.ucdb -onexit -du work.priority_enc
6 run -all
7 #quit -sim
8 #vcover report priority_enc.ucdb -details -annotate -all -output coverage_rpt.txt
```


5. Code Coverage:

Branch Coverage:



```
priority_enc.v
10 if (rst) begin
14 else begin //Fixed bug: added Begin and end to Else statement
15 casex (D)
16 4'b1000: Y <= 0;
17 4'bX100: Y <= 1;
18 4'bXX10: Y <= 2;
19 4'bXXX1: Y <= 3;
```

Statement Coverage:




```
priority_enc.v
9 always @(posedge clk) begin
11 Y <= 2'b0;
12 valid <= 1'b0; //Fixed bug: Added Missing line as rst resets all outputs
16 4'b1000: Y <= 0;
17 4'bX100: Y <= 1;
18 4'bXX10: Y <= 2;
19 4'bXXX1: Y <= 3;
21 valid <= (~|D)? 1'b0: 1'b1;
```


Toggle Coverage:



6. Questasim Waveform:



7. Coverage Report:

Branch Coverage:

Branch Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
-----	-----	-----	-----	-----
Branches	7	7	0	100.00%
=====Branch Details=====				
Branch Coverage for instance /\priority_enc_tb#dut				
Line	Item	Count	Source	

File priority_enc.v				
-----IF Branch-----				
10		19	Count coming in to IF	
10	1	2	if (rst) begin	
14	1	17	else begin	
Branch totals: 2 hits of 2 branches = 100.00%				
-----CASE Branch-----				
15		17	Count coming in to CASE	
16	1	2	4'b1000: Y <= 0;	
17	1	2	4'bx100: Y <= 1;	
18	1	4	4'bxX10: Y <= 2;	
19	1	8	4'bXXX1: Y <= 3;	
		1	All False Count	
Branch totals: 5 hits of 5 branches = 100.00%				

Statement Coverage:

Statement Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Statements	8	8	0	100.00%

Toggle & Total Coverage:

```
Toggle Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Toggles               18      18        0   100.00%

=====Toggle Details=====

Toggle Coverage for instance /\priority_enc_tb#dut  --

      Node      1H->0L      0L->1H  "Coverage"
  -----
      D[0-3]          1          1    100.00
      Y[1-0]          1          1    100.00
      clk             1          1    100.00
      rst             1          1    100.00
      valid           1          1    100.00

Total Node Count    =      9
Toggled Node Count  =      9
Untoggled Node Count =      0

Toggle Coverage     =    100.00% (18 of 18 bins)

Total Coverage By Instance (filtered view): 100.00%
```

Q3)

1. Design:

```
1  module priority_enc (
2  input  clk,
3  input  rst,
4  input  [3:0] D,
5  output reg [1:0] Y, //Fixed bug: Added Reg modifier
6  output reg valid
7  );
8
9  always @(posedge clk) begin
10     if (rst) begin
11         Y <= 2'b0;
12         valid <= 1'b0; //Fixed bug: Added Missing line as rst resets all outputs
13     end
14     else begin //Fixed bug: added Begin and end to Else statement
15         casex (D)
16             4'b1000: Y <= 0;
17             4'bX100: Y <= 1;
18             4'bXX10: Y <= 2;
19             4'bXXX1: Y <= 3;
20         endcase
21         valid <= (~|D)? 1'b0: 1'b1;
22     end
23 end
24 endmodule
```

2. Verification Plan:

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functional Checking
ALU_1	When the reset is asserted, the output C value must be low	Directed during the start of simulation		A checker in the testbench to make sure the output is correct
ALU_2	Verifying Addition of maximum positive value on A and maximum positive value on B	Directed during the simulation		A checker in the testbench to make sure the output is correct
ALU_3	Verifying Addition of maximum positive value on A and maximum Negative value on B	Directed during the simulation		A checker in the testbench to make sure the output is correct
ALU_4	Verifying Addition of maximum negative value on A and maximum positive value on B	Directed during the simulation		A checker in the testbench to make sure the output is correct
ALU_5	Verifying Addition of maximum negative value on A and maximum negative value on B	Directed during the simulation		A checker in the testbench to make sure the output is correct
ALU_6	Verifying Subtraction of maximum positive value on A and maximum positive value on B	Directed during the simulation		A checker in the testbench to make sure the output is correct
ALU_7	Verifying Subtraction of maximum positive value on A and maximum Negative value on B	Directed during the simulation		A checker in the testbench to make sure the output is correct
ALU_8	Verifying Subtraction of maximum negative value on A and maximum positive value on B	Directed during the simulation		A checker in the testbench to make sure the output is correct
ALU_9	Verifying Subtraction of maximum negative value on A and maximum negative value on B	Directed during the simulation		A checker in the testbench to make sure the output is correct
ALU_10	Verifying bitwise invert of maximum value on A	Directed during the simulation		A checker in the testbench to make sure the output is correct
ALU_11	Verifying reduction OR on B by applying a traveling bit on its bits like one hot	Directed during the simulation		A checker in the testbench to make sure the output is correct

3. Testbench Code:


```
1  module priority_enc_tb();
2
3  logic  clk;
4  logic  rst;
5  logic  [3:0] D;
6  logic  [1:0] Y_dut;
7  logic  valid_dut;
8
9  int error_count, correct_count;
10
11  priority_enc dut (clk, rst, D, Y_dut, valid_dut);
12
13  initial begin
14      clk = 0;
15      forever
16          #1 clk = ~clk;
17  end
18
19  task check_result(input logic valid_expected, [1:0] Y_expected);
20      @(negedge clk);
21      $display("Y: Expected:%d | DUT:%d || Valid: Expected:%d | DUT:%d", Y_expected, Y_dut, valid_expected, valid_dut);
22      if(Y_dut != Y_expected || valid_dut != valid_expected)begin
23          error_count++;
24          $stop;
25      end
26      else begin
27          correct_count++;
28      end
29  endtask
30
31  task reset_assert();
32      rst = 1;
33      check_result(0, 0);
34      rst = 0;
35  endtask
36
37  initial begin
38
39      correct_count = 0;
40      error_count = 0;
41
42      //Priority_Encoder_1
43      reset_assert();
44
45      //Priority_Encoder_2
46      D = 4'b0000; check_result(0, 0); //Y_expected is Don't Care
47      D = 4'b1000; check_result(1, 0);
48
49      D = 4'b0100; check_result(1, 1);
50      D = 4'b1100; check_result(1, 1);
51
52      D = 4'b0010; check_result(1, 2);
53      D = 4'b0110; check_result(1, 2);
54      D = 4'b1010; check_result(1, 2);
55      D = 4'b1110; check_result(1, 2);
56
57      D = 4'b0001; check_result(1, 3);
58      D = 4'b0011; check_result(1, 3);
59      D = 4'b0101; check_result(1, 3);
60      D = 4'b0111; check_result(1, 3);
61      D = 4'b1001; check_result(1, 3);
62      D = 4'b1011; check_result(1, 3);
63      D = 4'b1101; check_result(1, 3);
64      D = 4'b1111; check_result(1, 3);
65
66      D = 4'b1000; check_result(1, 0); //For 100% Code Coverage
67
68      //Priority_Encoder_1
69      reset_assert();
70
71      $display("Total Tests:%d | Correct Tests:%d | Error Test:%d", correct_count + error_count, correct_count, error_count);
72      $stop;
73  end
74
75
76  endmodule
```

4. Do File:


```
1 vlib work
2 vlog priority_enc.v priority_enc_tb.sv +cover -covercells
3 vsim -voptargs=+acc work.priority_enc_tb -cover
4 add wave *
5 coverage save priority_enc.ucdb -onexit -du work.priority_enc
6 run -all
7 #quit -sim
8 #vcover report priority_enc.ucdb -details -annotate -all -output coverage_rpt.txt
```

5. Code Coverage:


Statment Coverage:




Branch Coverage:



Toggle Coverage:



6. Questasim Waveform:



7. Coverage Report:

Branch Coverage:

```
=====
=== Instance: /\ALU_4_bit_tb#dut
=== Design Unit: work.ALU_4_bit
=====
Branch Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Branches              6      6      0    100.00%

=====Branch Details=====
Branch Coverage for instance /\ALU_4_bit_tb#dut

  Line      Item              Count    Source
  ----      -
  File ALU.v
  -----CASE Branch-----
  21              17    Count coming in to CASE
  22      1              6    Add:      Alu_out = A + B;
  23      1              4    Sub:      Alu_out = A - B;
  24      1              1    Not_A:    Alu_out = ~A;
  25      1              6    ReductionOR_B: Alu_out = |B;

Branch totals: 4 hits of 4 branches = 100.00%

  -----IF Branch-----
  32              16    Count coming in to IF
  32      1              4    if (reset)
  34      1              12   else

Branch totals: 2 hits of 2 branches = 100.00%
```

Statement Coverage:

Statement Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Statements	8	8	0	100.00%

Toggle & Total Coverage:

Toggle Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Toggles	44	44	0	100.00%

=====Toggle Details=====

Toggle Coverage for instance /\ALU_4_bit_tb#dut --

Node	1H->0L	0L->1H	"Coverage"
-----	-----	-----	-----
A[0-3]	1	1	100.00
Alu_out[4-0]	1	1	100.00
B[0-3]	1	1	100.00
C[4-0]	1	1	100.00
Opcode[0-1]	1	1	100.00
clk	1	1	100.00
reset	1	1	100.00

Total Node Count = 22
Toggled Node Count = 22
Untoggled Node Count = 0

Toggle Coverage = 100.00% (44 of 44 bins)

Total Coverage By Instance (filtered view): 100.00%

Q4)

1. Design:

```
1  module DSP(A, B, C, D, clk, rst_n, P);
2  parameter OPERATION = "ADD";
3  input  [17:0] A, B, D;
4  input  [47:0] C;
5  input clk, rst_n;
6  output reg [47:0] P;
7
8  reg [17:0] A_reg_stg1, A_reg_stg2, B_reg, D_reg, adder_out_stg1; //adder_out_stg2; Fixed Bug: Removed unused Net
9  reg [47:0] C_reg, mult_out;
10
11 always @(posedge clk or negedge rst_n) begin
12     if (~rst_n) begin //Fixed bug: Used ~ instead of conditional not !
13         // reset
14         A_reg_stg1 <= 0;
15         A_reg_stg2 <= 0;
16         B_reg <= 0;
17         D_reg <= 0;
18         C_reg <= 0;
19         adder_out_stg1 <= 0;
20         mult_out <= 0;
21         P <= 0;
22     end
23     else begin
24         A_reg_stg1 <= A;
25         A_reg_stg2 <= A_reg_stg1;
26         B_reg <= B;
27         C_reg <= C;
28         D_reg <= D;
29         // adder_out_stg2 <= adder_out_stg1; Fixed Bug: Removed unused Net
30         if (OPERATION == "ADD") begin
31             adder_out_stg1 <= D_reg + B_reg;
32             P <= mult_out + C_reg;
33         end
34         else if (OPERATION == "SUBTRACT") begin
35             adder_out_stg1 <= D_reg - B_reg;
36             P <= mult_out - C_reg;
37         end
38         mult_out <= A_reg_stg2 * adder_out_stg1; //Fixed Bug: Replaced adder_out_stg2 with the correct adder_out_stg1
39     end
40 end
41
42 endmodule
```

2. Verification Plan:

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functional Checking
DSP_1	When the reset is asserted, the output P value must be low	Directed during the start of simulation		A checker in the testbench to make sure the output is correct
DSP_2	Checking Addition Operation	Randomized		A Golden Model in the testbench to make sure the output is correct

3. Test Bench:

```
1 module DSP_tb ();
2
3 parameter OPERATION = "ADD";
4 logic [17:0] A, B, D;
5 logic [47:0] C;
6 logic clk, rst_n;
7 wire [47:0] P_dut;
8 wire [47:0] P_golden;
9
10 int correct_count, error_count;
11
12 DSP #(OPERATION) dut (A, B, C, D, clk, rst_n, P_dut);
13 DSP48A1_S #(OPERATION) golden (A, B, C, D, clk, rst_n, P_golden);
14
15 initial begin
16     clk = 0;
17     forever
18         #1 clk = ~clk;
19 end
20
21 task reset_assert();
22     rst_n = 0;
23     check_result();
24     rst_n = 1;
25 endtask
26
27 task check_result();
28     repeat(4)@(negedge clk);
29     $display("Expected:%d | DUT:%d", P_golden, P_dut);
30     if(P_dut != P_golden) begin
31         error_count++;
32         $stop;
33     end
34     else begin
35         correct_count++;
36     end
37 endtask
38
39 int i;
40
41 initial begin
42     A = 0; B = 0; C = 0; D = 0; //P_golden = 0;
43
44     correct_count = 0;
45     error_count = 0;
46     //DSP_1
47     reset_assert();
48     //DSP_2
49     for(i = 0; i < 8; i++)begin
50         A = $urandom; B = $urandom; C = $urandom; D = $urandom;
51         check_result();
52     end
53
54     //Additional Test Vectors for 100% Code Coverage
55     reset_assert();
56
57     $display("Total Tests:%d | Correct Tests:%d | Error Test:%d", correct_count + error_count, correct_count, error_count);
58     $stop;
59 end
60
61
62
63 endmodule
64
```

Golden Model:

```
1
2 module DSP48A1_S(
3     input [17:0] A,
4     input [17:0] B,
5     input [47:0] C,
6     input [17:0] D,
7     input clk,
8     input rst_n,
9     output reg [47:0] P
10 );
11
12 parameter OPERATION = "ADD"; //ADD or SUBTRACT
13
14 wire [17:0] A_reg;
15 wire [17:0] adder1_out;
16 wire [47:0] multiplier_out, adder2_out;
17
18
19 D_FF #(.WIDTH(18)) A_FF (A, rst_n, clk, A_reg);
20 registered_input_Adder #(.WIDTH_IN1(18), .WIDTH_IN2(18)) ADDER_1 (D, B, rst_n, clk, adder1_out);
21 registered_input_MUL #(.WIDTH_IN1(18), .WIDTH_IN2(18)) MUL (adder1_out, A_reg, rst_n, clk, multiplier_out);
22 registered_input_Adder #(.WIDTH_IN1(36), .WIDTH_IN2(48)) ADDER_2 (multiplier_out, C, rst_n, clk, adder2_out);
23
24
25 always @(posedge clk) begin
26
27     if(~rst_n)
28         P <= 0;
29     else
30         P <= adder2_out;
31 end
32
33 endmodule
34
35 module registered_input_MUL(in1, in2, rst_n, clk, out);
36
37     parameter WIDTH_IN1 = 18;
38     parameter WIDTH_IN2 = 18;
39     localparam WIDTH_OUT = WIDTH_IN1 + WIDTH_IN2;
40
41     input clk, rst_n;
42     input [WIDTH_IN1-1:0] in1;
43     input [WIDTH_IN2-1:0] in2;
44     output reg [WIDTH_OUT-1:0] out;
45
46     reg [WIDTH_IN1-1:0] in1_reg;
47     reg [WIDTH_IN2-1:0] in2_reg;
48
49     //D_FF for inputs
50     always @(posedge clk) begin
51
52         if(~rst_n)begin
53             in1_reg <= 0;
54             in2_reg <= 0;
55         end
56         else begin
57             in1_reg <= in1;
58             in2_reg <= in2;
59         end
60     end
61
62     end
63
64     //Combinational output
65     always @(*) begin
66
67         out = in1_reg * in2_reg;
68     end
69 endmodule
```

```

1  module registered_input_Adder(in1, in2, rst_n, clk, out);
2
3      parameter WIDTH_IN1 = 18;
4      parameter WIDTH_IN2 = 18;
5      localparam WIDTH_OUT = (WIDTH_IN1 >= WIDTH_IN2 ) ? WIDTH_IN1: WIDTH_IN2;
6      parameter OPERATION = "ADD";
7      input clk, rst_n;
8      input [WIDTH_IN1-1:0] in1;
9      input [WIDTH_IN2-1:0] in2;
10     output reg [WIDTH_OUT-1:0] out;
11
12     reg [WIDTH_IN1-1:0] in1_reg;
13     reg [WIDTH_IN2-1:0] in2_reg;
14
15     //D_FF for inputs
16     always @(posedge clk) begin
17
18         if(~rst_n)begin
19             in1_reg <= 0;
20             in2_reg <= 0;
21         end
22         else begin
23             in1_reg <= in1;
24             in2_reg <= in2;
25         end
26
27     end
28
29     //Combinational output
30     always @(*) begin
31
32         if(OPERATION == "ADD")
33             out = in1_reg + in2_reg;
34         else if(OPERATION == "SUBTRACT")
35             out = in1_reg - in2_reg;
36
37     end
38 endmodule
39

```


4. Do file:



```
1  vlib work
2  vlog DSP.v DSP_tb.sv DSP_Golden.v D_FF.v  +cover -covercells
3  vsim -voptargs=+acc work.DSP_tb -cover
4  add wave *
5  coverage save DSP.ucdb -onexit -du work.DSP
6  run -all
7  #quit -sim
8  #vcover report DSP.ucdb -details -annotate -all -output coverage_rpt.txt
```

5. Code Coverage

Statement Coverage:



DSP.v

```
11 always @(posedge clk or negedge rst_n) begin
14 A_reg_stg1 <= 0;
15 A_reg_stg2 <= 0;
16 B_reg <= 0;
17 D_reg <= 0;
18 C_reg <= 0;
19 adder_out_stg1 <= 0;
20 mult_out <= 0;
21 P <= 0;
24 A_reg_stg1 <= A;
25 A_reg_stg2 <= A_reg_stg1;
26 B_reg <= B;
27 C_reg <= C;
28 D_reg <= D;
31 adder_out_stg1 <= D_reg + B_reg;
32 P <= mult_out + C_reg;
38 mult_out <= A_reg_stg2 * adder_out_stg1; //Fixed Bug: Replaced adder_out_stg2 with the corr..
```

The screenshot shows a Verilog code file named DSP.v. To the left of each line of code, there is a green checkmark, indicating that every statement in the code has been executed at least once during the simulation.

Branch Coverage:




DSP.v

```
12 if (~rst_n) begin //Fixed bug: Used ~ instead of conditional not !
23 else begin
```

The screenshot shows a Verilog code file named DSP.v. To the left of the code, there are green checkmarks for the 'if' and 'else' branches, indicating that both branches have been executed at least once during the simulation.

Toggle Coverage:




sim:/DSP_tb/dut

- ✓ A
- ✓ A_reg_stg1
- ✓ A_reg_stg2
- ✓ adder_out_stg1
- ✓ B
- ✓ B_reg
- ✗ C
- ✗ C_reg
- ✓ clk
- ✗ D
- ✓ D_reg
- ✗ mult_out
- ✗ P
- ✓ rst_n

The screenshot shows a toggle coverage report for the design 'sim:/DSP_tb/dut'. It lists various signals and their coverage status. Signals A, A_reg_stg1, A_reg_stg2, adder_out_stg1, B, B_reg, clk, D_reg, and rst_n are marked with a green checkmark, indicating they have toggled. Signals C, C_reg, D, mult_out, and P are marked with a red X, indicating they have not toggled.

6. Questasim Waveform:



7. Coverage Report

Branch Coverage:

```

=====
=== Instance: /\DSP_tb#dut
=== Design Unit: work.DSP
=====
Branch Coverage:
  Enabled Coverage          Bins      Hits      Misses   Coverage
  -----
  Branches                  2        2         0    100.00%

=====Branch Details=====
Branch Coverage for instance /\DSP_tb#dut

  Line      Item              Count      Source
  ----      -
  File DSP.v
  -----IF Branch-----
  12              132      Count coming in to IF
  12              4        if (~rst_n) begin           //Fixed bug: Use
  23              128      else begin
Branch totals: 2 hits of 2 branches = 100.00%

```

Statement Coverage:

```

Statement Coverage:
  Enabled Coverage          Bins      Hits      Misses   Coverage
  -----
  Statements                17        17         0    100.00%

=====Statement Details=====

```

Toggle & Total Coverage:

Toggle Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Toggles	676	564	112	83.43%

=====Toggle Details=====

Toggle Coverage for instance /\DSP_tb#dut --

Node	1H->0L	0L->1H	"Coverage"
-----	-----	-----	-----
A[0-17]	1	1	100.00
A_reg_stg1[17-0]	1	1	100.00
A_reg_stg2[17-0]	1	1	100.00
B[0-17]	1	1	100.00
B_reg[17-0]	1	1	100.00
C[0-31]	1	1	100.00
C[32-47]	0	0	0.00
C_reg[47-32]	0	0	0.00
C_reg[31-0]	1	1	100.00
D[0-17]	1	1	100.00
D_reg[17-0]	1	1	100.00
P[47-36]	0	0	0.00
P[35-0]	1	1	100.00
adder_out_stg1[17-0]	1	1	100.00
clk	1	1	100.00
mult_out[47-36]	0	0	0.00
mult_out[35-0]	1	1	100.00
rst_n	1	1	100.00

Total Node Count = 338
Toggled Node Count = 282
Untoggled Node Count = 56

Toggle Coverage = 83.43% (564 of 676 bins)

Total Coverage By Instance (filtered view): 94.47%

Note: 100% total Coverage was not achieved due to some bits in input C not getting a value for \$random function.