

Q1)

1. Design:

```
1  module Dynamic_Arr();
2
3      int dyn_arr1[], dyn_arr2[] = '{9, 1, 8, 3, 4, 4}';
4
5
6      initial begin
7          dyn_arr1 = new[6];
8          foreach (dyn_arr1[i]) begin
9              dyn_arr1[i] = i;
10         end
11
12         $display("dyn_arr1: %p", dyn_arr1);
13         dyn_arr1.delete();
14
15         dyn_arr2.reverse();
16         $display("dyn_arr2 Reversed: %p", dyn_arr2);
17
18         dyn_arr2.sort();
19         $display("dyn_arr2 Sorted: %p", dyn_arr2);
20
21         dyn_arr2.rsort();
22         $display("dyn_arr2 Reverse Sorted: %p", dyn_arr2);
23
24         dyn_arr2.shuffle();
25         $display("dyn_arr2 Shuffled: %p", dyn_arr2);
26     end
27
28
29 endmodule
```

2. Questasim Output:

```
*** (vsim-4027) Logging is not supported for dynamic Array item.
VSIM 3> run -all
# dyn_arr1: '{0, 1, 2, 3, 4, 5}'
# dyn_arr2 Reversed: '{4, 4, 3, 8, 1, 9}'
# dyn_arr2 Sorted: '{1, 3, 4, 4, 8, 9}'
# dyn_arr2 Reverse Sorted: '{9, 8, 4, 4, 3, 1}'
# dyn_arr2 Shuffled: '{8, 1, 4, 3, 9, 4}'
VSIM 4>
```

Q2)

1. Design:

```
1  ///////////////////////////////////////////////////////////////////
2  // Author: Kareem Waseem
3  // Course: Digital Verification using SV & UVM
4  //
5  // Description: Counter Design
6  //
7  ///////////////////////////////////////////////////////////////////
8  module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
9  parameter WIDTH = 4;          //(Valid values: 4, 6, 8, default: 4)
10 input clk;
11 input rst_n;                  //(active low sync rst)
12 input load_n;                 //(active low load)
13 input up_down;                //(high then increment counter, else decrement
14 input ce;                     //(clock enable signal
15 input [WIDTH-1:0] data_load;  //(load data to count_out output when the load_n signal is asserted)
16 output reg [WIDTH-1:0] count_out;
17 output max_count;             //(counter reaches the maximum value, this signal is high, else low)
18 output zero;                  //(counter reaches the minimum value, this signal is high, else low)
19
20 always @(posedge clk) begin
21     if (~rst_n)                //Modification: changed comparison "!" to bitwise NOT "~"
22         count_out <= 0;
23     else if (~load_n)           //Modification: changed comparison "!" to bitwise NOT "~"
24         count_out <= data_load;
25     else if (ce)begin          //Fixed BUg: added Begin and End statments
26         if (up_down)
27             count_out <= count_out + 1;
28         else
29             count_out <= count_out - 1;
30     end
31 end
32
33 assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
34 assign zero = (count_out == 0)? 1:0;
35
36 endmodule
```

2. Verification Plan:

Label	Design Requirment Description	Stimulus Generation	Funcnaltional Coverage	Funcnaltional Checking
COUNTER_1	When the reset is asserted, the output counter value should be low	Directed at the start of the sim, then randomized with constraint that drive the reset to be off most of the simulation time.		A checker in the testbench to make sure the output is correct
COUNTER_2	When the load is asserted, the output count_out should take the value of the load_data input	Randomization under constraints on the load signal to be off 70% of the time		A checker in the testbench to make sure the output is correct
COUNTER_3	When the enable is not asserted, the output counter value should be unchanged	Randomization under constraints on the load signal to be off 70% of the time		A checker in the testbench to make sure the output is correct
COUNTER_4	when the up_down the value of counter_out should increment	Directed at the start of the simulation		A checker in the testbench to make sure the output is correct
COUNTER_5	when the up_down has a value of low the value of counter_out should decrement	Directed at the start of the simulation		A checker in the testbench to make sure the output is correct
COUNTER_6	When the count_up has MAX value max_count should be high	Directed at the start of the simulation		A checker in the testbench to make sure the output is correct
COUNTER_7	When the count_up has Min value zero should be high	Directed at the start of the simulation		A checker in the testbench to make sure the output is correct

3. Testbench Code

```
1  import counter_pkg::*;
2
3  module counter_tb();
4
5      logic clk;
6      logic rst_n;           //(active low sync rst)
7      logic load_n;          //(active low load)
8      logic up_down;         //high then increment counter, else decrement
9      logic ce;              //(clock enable signal
10     logic [WIDTH-1:0] data_load;           //(load data to count_out output when the load_n signal is asserted)
11     logic [WIDTH-1:0] count_out;
12     logic [WIDTH-1:0] count_out_expected;
13     logic max_count;        //counter reaches the maximum value, this signal is high, else low)
14     logic zero;             //counter reaches the minimum value, this signal is high, else low)
15
16     counter #(WIDTH) DUT (.*)
17     N_bit_up_down_Counter #(WIDTH) Golden(.clk(clk),
18     .reset(rst_n),
19     .en_load(load_n),
20     .clk_en(ce),
21     .load(data_load),
22     .up_ndown(up_down),
23     .cnt(count_out_expected));
24
25     Counter_inputs inputs = new;
26
27     int error_count, correct_count;
28
29     initial begin
30         clk = 0;
31         forever
32             #1 clk = ~clk;
33     end
34
35     task check_result();
36         @(negedge clk);
37         $display("Expected:%d | DUT:%d | UP_DOWN:%d | CLK_EN:%d | Load_n:%d | Load Data:%d", count_out_expected, count_out
38         , up_down, ce, load_n, data_load);
39         if(count_out != count_out_expected) begin
40             error_count++;
41             // $stop;
42         end
43         else begin
44             correct_count++;
45         end
46     endtask
47
48     initial begin
49         assert(inputs.randomize());
50         //COUNTER_1
51         rst_n = 0;
52         load_n = inputs.load_n;
53         up_down = inputs.up_down;
54         ce = inputs.ce;
55         data_load = inputs.data_load;
56
57         check_result();
58
59         //COUNTER_2, 3, 4, 5
60         for(int i = 0; i < 100; i++)begin
61             assert(inputs.randomize());
62             rst_n = inputs.rst_n;
63             load_n = inputs.load_n;
64             up_down = inputs.up_down;
65             ce = inputs.ce;
66             data_load = inputs.data_load;
67
68             check_result();
69         end
70     end
```

```

1
2      //COUNTER_6
3      rst_n = 1; load_n = 0; ce = 1; data_load = 4'b1111;
4      @(negedge clk)
5      if(max_count != 1)begin
6          $display("Error In Max_Count: Expected:1 | DUT:
7      ", max_count); error_count++;
8          // $stop;
9      end
10     else begin
11         correct_count++;
12     end
13
14     //COUNTER_7
15     rst_n = 1; load_n = 0; ce = 1; data_load = 0;
16     @(negedge clk)
17     if(zero != 1)begin
18         $display("Error In zero: Expected:1 | DUT:
19     ", zero); error_count++;
20         // $stop;
21     end
22     else begin
23         correct_count++;
24     end
25
26     $display("Total Tests:%d | Correct Tests:%d | Error Test:%d", correct_count + error_count, correct_count, error_count);
27     $stop;
28
29 end
30
31 endmodule

```

Package Code:

```

1 package counter_pkg;
2
3 parameter WIDTH = 4;
4
5 class Counter_inputs;
6
7     rand logic rst_n;           //(active low sync rst)
8     rand logic load_n;          //(active low load)
9     rand logic up_down;         //(high then increment counter, else decrement
10    rand logic ce;              //(clock enable signal
11    rand logic [WIDTH-1:0] data_load; //(load data to count_out output when the load_n signal is asserted)
12
13    constraint c_rst_n{
14        rst_n dist{0:/10, 1:/90};
15    }
16
17    constraint c_load_n{
18        load_n dist{0:/30, 1:/70};
19    }
20
21    constraint c_ce{
22        ce dist{0:/30, 1:/70};
23    }
24
25    function new(logic rst_n = 1, logic load_n = 1, logic up_down = 1, logic ce = 0, logic [WIDTH-1:0] data_load = 0);
26
27        this.rst_n = rst_n;
28        this.load_n = load_n;
29        this.up_down = up_down;
30        this.ce = ce;
31        this.data_load = data_load;
32
33    endfunction
34

```

Golden Model:




```
1  module N_bit_up_down_Counter(clk, reset, en_load, clk_en, load, up_ndown, cnt);
2
3  parameter WIDTH = 3;
4  input clk, reset, en_load, up_ndown, clk_en;
5  input [WIDTH-1: 0] load;
6  output reg [WIDTH-1: 0] cnt;
7
8  always @(posedge clk) begin
9
10     if (~reset)
11         cnt <= 0;
12     else if(~en_load)
13         cnt <= load;
14     else if(clk_en)begin
15         if(up_ndown)
16             cnt <= cnt + 1;
17         else
18             cnt <= cnt - 1;
19     end
20
21
22 end
23
24
25
26 endmodule
```

4. Do File:

```
1 vlib work
2 vlog counter.v counter_golden.v counter_tb.sv counter_pkg.sv +cover -covercells
3 vsim -voptargs=+acc work.counter_tb -cover
4 do wave.do
5 coverage save counter_tb.ucdb -onexit -du work.counter
6 run -all
7 quit -sim
8 vcover report counter_tb.ucdb -details -annotate -all -output coverage_rpt.txt
```


5. Code Coverage:

Branch Coverage:




```
21 if (~rst_n) //Modification: changed comparison "!=" to bitwise NOT "~"
23 else if (~load_n) //Modification: changed comparison "!=" to bitwise NOT "~"
25 else if (ce)begin //Fixed BUG: added Begin and End statments
26 if (up_down)
28 else
33 assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
34 assign zero = (count_out == 0)? 1:0;
```

Statement Coverage:




```
counter.v
20 always @(posedge clk) begin
22 count_out <= 0;
24 count_out <= data_load;
27 count_out <= count_out + 1;
29 count_out <= count_out - 1;
33 assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
34 assign zero = (count_out == 0)? 1:0;
```

Toggle Coverage:



6. Questasim Waveform



Note: this is the waveform of half the test. I settled with this half for readability

7. Coverage Report:

Branch Coverage:

```
=====
=== Instance: /\counter_tb#DUT
=== Design Unit: work.counter
=====
Branch Coverage:
  Enabled Coverage          Bins    Hits    Misses  Coverage
  -----
  Branches                  10     10      0    100.00%
=====Branch Details=====

Branch Coverage for instance /\counter_tb#DUT

  Line      Item              Count    Source
  ----      -
File counter.v
-----IF Branch-----
  21              103    Count coming in to IF
  21          1          13    if (~rst_n)                //Modification: changed comparison "!" to bitwise NOT "~"
  23          1          31    else if (~load_n)        //Modification: changed comparison "!" to bitwise NOT "~"
  25          1          43    else if (ce)begin        //Fixed BUG: added Begin and End statments
                               16    All False Count
Branch totals: 4 hits of 4 branches = 100.00%

-----IF Branch-----
  26              43    Count coming in to IF
  26          1          17    if (up_down)
  28          1          26    else
Branch totals: 2 hits of 2 branches = 100.00%
```

Statement Coverage:

```
Statement Coverage:
  Enabled Coverage          Bins    Hits    Misses  Coverage
  -----
  Statements                  7     7      0    100.00%
=====Statement Details=====

Statement Coverage for instance /\counter_tb#DUT  --
```


Toggle & Total Coverage:

Toggle Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Toggles	30	30	0	100.00%

=====Toggle Details=====

Toggle Coverage for instance /\counter_tb#DUT --

Node	1H->0L	0L->1H	"Coverage"
ce	1	1	100.00
clk	1	1	100.00
count_out[3-0]	1	1	100.00
data_load[0-3]	1	1	100.00
load_n	1	1	100.00
max_count	1	1	100.00
rst_n	1	1	100.00
up_down	1	1	100.00
zero	1	1	100.00

Total Node Count = 15
Toggled Node Count = 15
Untoggled Node Count = 0

Toggle Coverage = 100.00% (30 of 30 bins)

Total Coverage By Instance (filtered view): 100.00%

Q3)

1. Design

```
1  module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
2  parameter INPUT_PRIORITY = "A";
3  parameter FULL_ADDER = "ON";
4  input clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
5  input [2:0] opcode;
6  input signed [2:0] A, B;
7  output reg [15:0] leds;
8  output reg signed [5:0] out;
9
10 reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
11 reg cin_reg; //Fixed Bug: CIN supposed to be 1 bit unsigned not 2 bits signed
12 reg [2:0] opcode_reg;
13 reg signed [2:0] A_reg, B_reg;
14
15 wire invalid_red_op, invalid_opcode, invalid;
16
17 //Invalid handling
18 assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
19 assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
20 assign invalid = invalid_red_op | invalid_opcode;
21
22 //Registering input signals
23 always @(posedge clk or posedge rst) begin
24     if(rst) begin
25         cin_reg <= 0;
26         red_op_B_reg <= 0;
27         red_op_A_reg <= 0;
28         bypass_B_reg <= 0;
29         bypass_A_reg <= 0;
30         direction_reg <= 0;
31         serial_in_reg <= 0;
32         opcode_reg <= 0;
33         A_reg <= 0;
34         B_reg <= 0;
35     end else begin
36         cin_reg <= cin;
37         red_op_B_reg <= red_op_B;
38         red_op_A_reg <= red_op_A;
39         bypass_B_reg <= bypass_B;
40         bypass_A_reg <= bypass_A;
41         direction_reg <= direction;
42         serial_in_reg <= serial_in;
43         opcode_reg <= opcode;
44         A_reg <= A;
45         B_reg <= B;
46     end
47 end
48
49 //leds output blinking
50 always @(posedge clk or posedge rst) begin
51     if(rst) begin
52         leds <= 0;
53     end else begin
54         if (invalid)
55             leds <= ~leds;
56         else
57             leds <= 0;
58     end
59 end
60
```

```

60
61 //ALSU output processing
62 always @(posedge clk or posedge rst) begin
63     if(rst) begin
64         out <= 0;
65     end
66     else begin
67         if (bypass_A_reg && bypass_B_reg)
68             out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
69         else if (bypass_A_reg)
70             out <= A_reg;
71         else if (bypass_B_reg)
72             out <= B_reg;
73         else if (invalid)
74             out <= 0;
75         else begin
76             case (opcode_reg) //Fixed Bug: changed incorrect checking opcode to opcode_reg
77                 3'h0: begin
78                     if (red_op_A_reg && red_op_B_reg)
79                         out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg;
80                     else if (red_op_A_reg)
81                         out <= |A_reg;
82                     else if (red_op_B_reg)
83                         out <= |B_reg;
84                     else
85                         out <= A_reg | B_reg;
86                 end
87                 3'h1: begin
88                     if (red_op_A_reg && red_op_B_reg)
89                         out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
90                     else if (red_op_A_reg)
91                         out <= ^A_reg;
92                     else if (red_op_B_reg)
93                         out <= ^B_reg;
94                     else
95                         out <= A_reg ^ B_reg;
96                 end
97                 3'h2: out <= (FULL_ADDER == "ON")? A_reg + B_reg + cin_reg : A_reg + B_reg ; //Fixed Bug: added FULL_ADDER checker
98                 3'h3: out <= A_reg * B_reg;
99                 3'h4: begin
100                     if (direction_reg)
101                         out <= {out[4:0], serial_in_reg};
102                     else
103                         out <= {serial_in_reg, out[5:1]};
104                 end
105                 3'h5: begin
106                     if (direction_reg)
107                         out <= {out[4:0], out[5]};
108                     else
109                         out <= {out[0], out[5:1]};
110                 end
111                 default: out <= 0;
112             endcase
113         end
114     end
115 end
116
117 endmodule

```

2. Do file:

```

1  vlib work
2  vlog ALSU.v ALSU_Golden_2.v D_FF.v ALSU_tb.sv ALSU_pkg.sv +cover -covercells
3  vsim -voptargs=+acc work.ALSU_tb -cover
4  do wave.do
5  coverage save ALSU_tb.ucdb -onexit -du work.ALSU
6  run -all
7  coverage exclude -src ALSU.v -line 111 -code s
8  coverage exclude -src ALSU.v -line 111 -code b
9  quit -sim
10 vcover report ALSU_tb.ucdb -details -annotate -all -output coverage_rpt.txt

```

3. Verification Plan

Label	Design Requirement Description	Stimulus Generation	Funcational Coverage	Funcational Checking
ALSU_1	When the reset is asserted, the outputs should Directed at the start of the be low	Directed at the start of the sim, then randomized with constraint that drive the reset to be off most of the simulation time.		A checker in the testbench to make sure the output is correct
ALSU_2	Incase of invalid cases do not occur, when opcode is add, then out should perform the addition on ports A and B taking cin if parameter FULL_ADDER is high	Randomization under constraints on the A and B to have the maximum, minimum and zero values most of the time		Output Checked against golden model
ALSU_3	Incase of bypass_A and bypass_B, if INPUT_PRIORITY is set to A, the output should have value of A	Randomization under constraints on the bypass_A and bypass_B to off most of the time		Output Checked against golden model
ALSU_4	Incase of red_op_A and red_op_B are set , if INPUT_PRIORITY is set to A, the output should have value of Reduction operation on A	Directed testing		A checker in the testbench to make sure the output is correct
ALSU_5	Incase of invalid cases do occur, the leds should toggle and out is set to zero unless bypass signals are set	Directed testing		A checker in the testbench to make sure the output is correct

4. Test Bench Code:

Package:

```


1 package ALSU_pkg;
2
3     typedef enum logic [2:0] {OR, XOR, ADD, MULT, SHIFT, ROTATE, INVALID_6, INVALID_7} OPCODE_e;
4
5     parameter INPUT_PRIORITY = "A";
6     parameter FULL_ADDER = "ON";
7     parameter MAXPOS = 3'b011;
8     parameter MAXNEG = 3'b100;
9     parameter ZERO = 3'b000;
10
11
12     class ALSU_inputs;
13
14         rand logic cin;
15         rand logic rst;
16         rand logic red_op_A;
17         rand logic red_op_B;
18         rand logic bypass_A;
19         rand logic bypass_B;
20         rand logic direction;
21         rand logic serial_in;
22         rand OPCODE_e opcode;
23         rand logic signed [2:0] A, B;
24
25         //ALSU_1
26         constraint c_rst{
27             rst dist{0:/95, 1:/5};
28         }
29
30         constraint c_inputs{
31             if(opcode != SHIFT || opcode != ROTATE){
32                 //ALSU_2
33                 A dist(MAXNEG:/30, ZERO:/30, MAXPOS:/30, [-3:-1]:/10, [1:2]:/10);
34                 B dist(MAXNEG:/30, ZERO:/30, MAXPOS:/30, [-3:-1]:/10, [1:2]:/10);
35
36                 if(((opcode == OR) || (opcode == XOR) && red_op_A)){
37                     A == 1;
38                     B == 3'b000;
39                 }
40
41                 if(((opcode == OR) || (opcode == XOR) && red_op_B)){
42                     B == 1;
43                     A == 3'b000;
44                 }
45             }
46         }
47
48         constraint c_opcode{
49             opcode dist{[OR:ROTATE]:/90, [INVALID_6: INVALID_7]:/10};
50         }
51
52         constraint c_bypass{
53             bypass_A dist{0:/90, 1:/10};
54             bypass_B dist{0:/90, 1:/10};
55         }
56

```

Test Bench Code:


```
1 import ALSU_pkg::*;
2
3 module ALSU_tb ();
4
5     logic clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
6     OPCODE_e opcode;
7     logic signed [2:0] A, B;
8     logic [15:0] leds;
9     logic signed [5:0] out;
10    //Testbench Variables
11    logic [15:0] leds_expected;
12    logic signed [5:0] out_expected;
13
14    ALSU_inputs inputs = new();
15    int error_count, correct_count;
16
17    ALSU DUT (.*);
18    ALSU_golden_2 Golden (.clk(clk), .A(A), .B(B), .cin(cin), .rst(rst), .red_op_A(red_op_A),
19        .red_op_B(red_op_B), .bypass_A(bypass_A), .bypass_B(bypass_B),
20        .direction(direction), .serial_in(serial_in), .opcode(opcode),
21        .leds(leds_expected), .out_DFF(out_expected));
22
23    initial begin
24        clk = 0;
25        forever
26            #1 clk = ~clk;
27    end
28
29    initial begin
30        //ALSU_1
31        assert(inputs.randomize());
32        rst = 1;
33        cin = inputs.cin;
34        red_op_A = inputs.red_op_A;
35        red_op_B = inputs.red_op_B;
36        bypass_A = inputs.bypass_A;
37        bypass_B = inputs.bypass_B;
38        direction = inputs.direction;
39        serial_in = inputs.serial_in;
40        opcode = inputs.opcode;
41
42        A = inputs.A;
43        B = inputs.B;
44        check_result();
45
46        //ALSU_2, ALSU_3, ALSU_5
47        for(int i = 0; i < 200; i++)begin
48            assert(inputs.randomize());
49            rst = inputs.rst;
50            cin = inputs.cin;
51            red_op_A = inputs.red_op_A;
52            red_op_B = inputs.red_op_B;
53            bypass_A = inputs.bypass_A;
54            bypass_B = inputs.bypass_B;
55            direction = inputs.direction;
56            serial_in = inputs.serial_in;
57            opcode = inputs.opcode;
58
59            A = inputs.A;
60            B = inputs.B;
61            check_result();
62        end
63
64        //ALSU_4
65        A = 2; B = 3;
66        cin = 0; serial_in = 0;
67        red_op_A = 1; red_op_B = 1;
68        opcode = OR; direction = 1;
69        bypass_A = 0; bypass_B = 0;
70        check_result();
71
72        A = 2; B = 3;
73        cin = 0; serial_in = 0;
74        red_op_A = 1; red_op_B = 0;
75        opcode = OR; direction = 1;
76        bypass_A = 0; bypass_B = 0;
77        check_result();
78
79        A = 2; B = 3;
80        cin = 0; serial_in = 0;
81        red_op_A = 0; red_op_B = 1;
82        opcode = OR; direction = 1;
83        bypass_A = 0; bypass_B = 0;
84        check_result();
85
86        A = -1; B = 1;
87        cin = 0; serial_in = 0;
88        red_op_A = 1; red_op_B = 1;
89        opcode = XOR; direction = 1;
90        bypass_A = 0; bypass_B = 0;
91        check_result();
92
93
94
95    $display("Total Tests:
96    | Correct@pts:
97    | Endr Test:
98    ", correct_count + error_count, correct_count, error_count);
99    task check_result();
100        repeat(2)@(negedge clk);
101        if((leds != leds_expected) || (out != out_expected)) begin
102            error_count++;
103            $display("Expected Leds:%b, Out:%d | DUT Leds:%b, Out:%d <---- ERROR", leds_expected, out_expected, leds, out);
104            //$stop;
105        end
106        else begin
107            $display("Expected Leds:%b, Out:%d | DUT Leds:%b, Out:%d", leds_expected, out_expected, leds, out);
108            correct_count++;
109        end
110    endtask
111 endmodule
```

5. QuestaSim



6. Code Coverage:

Toggle Coverage:



Statement Coverage:

```
ALSU.v
18 assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
19 assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
20 assign invalid = invalid_red_op | invalid_opcode;
23 always @(posedge clk or posedge rst) begin
25   cin_reg <= 0;
26   red_op_B_reg <= 0;
27   red_op_A_reg <= 0;
28   bypass_B_reg <= 0;
29   bypass_A_reg <= 0;
30   direction_reg <= 0;
31   serial_in_reg <= 0;
32   opcode_reg <= 0;
33   A_reg <= 0;
34   B_reg <= 0;
36   cin_reg <= cin;
37   red_op_B_reg <= red_op_B;
38   red_op_A_reg <= red_op_A;
39   bypass_B_reg <= bypass_B;
40   bypass_A_reg <= bypass_A;
41   direction_reg <= direction;
42   serial_in_reg <= serial_in;
43   opcode_reg <= opcode;
44   A_reg <= A;
45   B_reg <= B;
50   always @(posedge clk or posedge rst) begin
52     leds <= 0;
55     leds <= ~leds;
57     leds <= 0;
62   always @(posedge clk or posedge rst) begin
64     out <= 0;
68     out <= (INPUT_PRIORITY == "A") ? A_reg : B_reg;
70     out <= A_reg;
72     out <= B_reg;
74     out <= 0;
79     out <= (INPUT_PRIORITY == "A") ? |A_reg : |B_reg;
81     out <= |A_reg;
83     out <= |B_reg;

85   out <= A_reg | B_reg;
89   out <= (INPUT_PRIORITY == "A") ? ^A_reg : ^B_reg;
91   out <= ^A_reg;
93   out <= ^B_reg;
95   out <= A_reg ^ B_reg;
97   3'h2: out <= (FULL_ADDER == "ON") ? A_reg + B_reg + cin_reg : A_reg + B_reg ; //Fixed Bug: added FULL_ADDER checker
98   3'h3: out <= A_reg * B_reg;
101  out <= {out[4:0], serial_in_reg};
103  out <= {serial_in_reg, out[5:1]};
107  out <= {out[4:0], out[5]};
109  out <= {out[0], out[5:1]};
E   111 default: out <= 0;
```

Branch Coverage:

```
✓ 24 if(rst) begin
✓ 35 end else begin
✓ 51 if(rst) begin
✓ 53 end else begin
✓ 54 if (invalid)
✓ 56 else
✓ 63 if(rst) begin
✓ 66 else begin
✓ 67 if (bypass_A_reg && bypass_B_reg)
✓ 69 else if (bypass_A_reg)
✓ 71 else if (bypass_B_reg)
✓ 73 else if (invalid)
✓ 75 else begin
✓ 77 3'h0: begin
✓ 78 if (red_op_A_reg && red_op_B_reg)
✓ 80 else if (red_op_A_reg)
✓ 82 else if (red_op_B_reg)
✓ 84 else
✓ 87 3'h1: begin
✓ 88 if (red_op_A_reg && red_op_B_reg)
✓ 90 else if (red_op_A_reg)
✓ 92 else if (red_op_B_reg)
✓ 94 else
✓ 97 3'h2: out <= (FULL_ADDER == "ON")? A_reg + B_reg + cin_reg : A_reg + B_reg ; //Fixed Bug: added FULL_ADDER checker
✓ 98 3'h3: out <= A_reg * B_reg;
✓ 99 3'h4: begin
✓ 100 if (direction_reg)
✓ 102 else
✓ 105 3'h5: begin
✓ 106 if (direction_reg)
✓ 108 else
✓ 111 default: out <= 0;
```

7. Coverage Report

Branch Coverage:

```
=====
=== Instance: /\ALSU_tb#DUT
=== Design Unit: work.ALSU
=====
Branch Coverage:
  Enabled Coverage          Bins    Hits    Misses  Coverage
  -----
  Branches                 31      31        0   100.00%
=====Branch Details=====
```


Statement Coverage:

Statement Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Statements	48	48	0	100.00%

=====Statement Details=====

Statement Coverage for instance /\ALSU_tb#DUT --

Toggle and Total Coverage:

Toggle Coverage for instance /\ALSU_tb#DUT --

Node	1H->0L	0L->1H	"Coverage"
-----	-----	-----	-----
A[0-2]	1	1	100.00
A_reg[2-0]	1	1	100.00
B[0-2]	1	1	100.00
B_reg[2-0]	1	1	100.00
bypass_A	1	1	100.00
bypass_A_reg	1	1	100.00
bypass_B	1	1	100.00
bypass_B_reg	1	1	100.00
cin	1	1	100.00
cin_reg	1	1	100.00
clk	1	1	100.00
direction	1	1	100.00
direction_reg	1	1	100.00
invalid	1	1	100.00
invalid_opcode	1	1	100.00
invalid_red_op	1	1	100.00
leds[15-0]	1	1	100.00
opcode[0-2]	1	1	100.00
opcode_reg[2-0]	1	1	100.00
out[5-0]	1	1	100.00
red_op_A	1	1	100.00
red_op_A_reg	1	1	100.00
red_op_B	1	1	100.00
red_op_B_reg	1	1	100.00
rst	1	1	100.00
serial_in	1	1	100.00
serial_in_reg	1	1	100.00

Total Node Count = 59

Toggled Node Count = 59

Untoggled Node Count = 0

Toggle Coverage = 100.00% (118 of 118 bins)

Total Coverage By Instance (filtered view): 100.00%