

8-Bit ALU Physical layout and pre-layout simulation


ALU - architectural top view




ALU - physical top view




INVERTER 8-bit







AND 8-bit




OR 8-bit




SUBTRACTOR 8-bit (Pseudo subtractor?)







ADDER 8-bit




Propagate and Generate 1-bit




Propagate-Generate 4-bit




Carry Generator 4-bit



Carry Generator 8-bit




Sum 8-bit





Adder 8-bit

PG CARRY SUM





MUX






MUX 2x1







MUX 8x1



					:																	
mux_2b	oit_bloo	:k	m	nux_2bit_	_block	\$1	m	ux_2bi1	_block	\$2	mux_2bi	t_block	(\$ 3	mux_2bi	t_block\$4	mux_2bi	t_block\$5	mux_2b	oit_block\$6	mux_	_2bit_bloc	k\$14
 :	:		:	:						:	:	:	:	: : : : : : : : : : : : : : : : : : : :	: :	:		:			:	




8(8x1) MUX







Area



Complete ALU



Test setup




Input data configuration and output

BIT	7	6	5	4	3	2	1	0
B=37	0	0	1	0	0	1	0	1
A=73	0	1	0	0	1	0	0	1
G	0	0	0	0	0	0	0	1
Р	0	1	1	0	1	1	0	0
CO								1
C1							0	
C2						0		
C3					0			
C4				0				
C5			0					
C6		0						
C7	0							
INVERT(EXP)	1	0	1	1	0	1	1	0
INVERT(OBSERVED)	1	0	1	1	0	1	1	0
ADD (EXP)	0	1	1	0	1	1	1	0
ADD (OBSERVED)	0	1	1	0	1	1	1	0
SUB (EXP)	0	0	1	0	0	1	0	0
SUB (OBSERVED)	0	0	1	0	0	1	0	0
OR (EXP)	0	1	1	0	1	1	0	1
OR (OBSERVED)	0	1	1	0	1	1	0	1
AND(EXP)	0	0	0	0	0	0	0	1
AND (OBSERVED)	0	0	0	0	0	0	0	1

SELECT Signals

QRall-signal SUB


SUB




Time

Wednesday,






Critical path



Ripple carry vs Carry Lookahead



Thank you

ELEG/CPEG 448