

Assignment 6

Submitted to: ENG. Kareem Waseem

Part1:

```
UVM_INFO alsu_test_pkg.sv(49) @ 20001: uvm_test_top [run_phase] Stimulus generation started
UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 20001: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
```

--- UVM Report Summary ---

** Report counts by severity

UVM_INFO : 6

UVM_WARNING : 0

UVM_ERROR : 0

UVM_FATAL : 0

** Report counts by id

[Questa UVM] 2


[RNISTI] 1

[TEST_DONE] 1

[run_phase] 2

** Note: \$finish : C:/questasim64_2021.1/win64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)

Time: 20001 ns Iteration: 61 Instance: /top



Top:

```
1  import alsu_test_pkg::*;
2  import alsu_env_pkg::*;
3  import uvm_pkg::*;
4  `include "uvm_macros.svh"
5
6  module top();
7      bit clk;
8      initial begin
9          clk=1;
10         forever
11             #1 clk=~clk;
12     end
13
14     alsu_if alsu_Vif (clk);
15     ALSU #(.INPUT_PRIORITY(alsu_Vif.INPUT_PRIORITY), .FULL_ADDER(alsu_Vif.FULL_ADDER)) DUT (
16         clk,
17         alsu_Vif.A,
18         alsu_Vif.B,
19         alsu_Vif.cin,
20         alsu_Vif.serial_in,
21         alsu_Vif.red_op_A,
22         alsu_Vif.red_op_B,
23         alsu_Vif.opcode,
24         alsu_Vif.bypass_A,
25         alsu_Vif.bypass_B,
26         alsu_Vif.rst,
27         alsu_Vif.direction,
28         alsu_Vif.leds,
29         alsu_Vif.out);
30
31     bind ALSU alsu_SVA #(.INPUT_PRIORITY(alsu_Vif.INPUT_PRIORITY), .FULL_ADDER(alsu_Vif.FULL_ADDER)) m1 (
32         clk,
33         alsu_Vif.A,
34         alsu_Vif.B,
35         alsu_Vif.cin,
36         alsu_Vif.serial_in,
37         alsu_Vif.red_op_A,
38         alsu_Vif.red_op_B,
39         alsu_Vif.opcode,
40         alsu_Vif.bypass_A,
41         alsu_Vif.bypass_B,
42         alsu_Vif.rst,
43         alsu_Vif.direction,
44         alsu_Vif.leds,
45         alsu_Vif.out);
46
47     initial begin
48         uvm_config_db #(virtual alsu_if)::set(null, "uvm_test_top", "alsu_Vif", alsu_Vif);
49         run_test("alsu_test");
50     end
51 endmodule
```

Interface:

```
1  interface alsu_if (clk);
2
3      parameter INPUT_PRIORITY = "A";
4      parameter FULL_ADDER = "ON";
5      input clk;
6      logic rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
7      logic [2:0] opcode;
8      logic signed [2:0] A, B;
9      logic signed [15:0] leds;
10     logic signed [5:0] out;
11
12 endinterface
```

Config:

```
1  package alsu_config_pkg;
2      import uvm_pkg::*;
3      `include "uvm_macros.svh"
4      class alsu_config extends uvm_object;
5          `uvm_object_utils(alsu_config);
6
7          virtual alsu_if alsu_Vif;
8
9          function new(string name = "alsu_config");
10             super.new(name);
11         endfunction
12     endclass
13 endpackage
14
```

Test:

```
1 package alsu_test_pkg;
2     import alsu_env_pkg::*;
3     import alsu_driver_pkg::*;
4     import alsu_config_pkg::*;
5     import alsu_main_sequence_pkg::*;
6     import alsu_reset_sequence_pkg::*;
7     import alsu_agent_pkg::*;
8     import MySequencer_pkg::*;
9     import uvm_pkg::*;
10    `include "uvm_macros.svh"
11
12    class alsu_test extends uvm_test ;
13        `uvm_component_utils(alsu_test)
14        alsu_env env;
15        alsu_config alsu_cfg;
16        virtual alsu_if alsu_Vif;
17        alsu_reset_sequence reset_seq;
18        alsu_main_sequence main_seq;
19
20        function new(string name = "alsu_test", uvm_component parent = null);
21            super.new(name,parent);
22        endfunction
23
24        function void build_phase(uvm_phase phase);
25            super.build_phase(phase);
26            env = alsu_env::type_id::create("env",this);
27            alsu_cfg = alsu_config::type_id::create("alsu_cfg");
28            reset_seq = alsu_reset_sequence::type_id::create("reset_seq");
29            main_seq = alsu_main_sequence::type_id::create("main_seq");
30
31            if (!uvm_config_db #(virtual alsu_if)::get(this,"", "alsu_Vif",alsu_cfg.alsu_Vif)) begin
32                `uvm_fatal("build_phase","Test - unable to get the virtual interface");
33            end
34
35            uvm_config_db #(alsu_config)::set(this,"*", "CFG",alsu_cfg);
36        endfunction
37
38        task run_phase(uvm_phase phase);
39            super.run_phase(phase);
40            phase.raise_objection(this);
41
42            reset_seq.start(env.agt.sqr);
43            `uvm_info("run_phase","Reset asserted", UVM_LOW)
44
45            main_seq.start(env.agt.sqr);
46            `uvm_info("run_phase","Stimulus generation started", UVM_LOW)
47
48            phase.drop_objection(this);
49        endtask
50    endclass
51 endpackage
```

Env:

```
1  package alsu_env_pkg;
2      import alsu_agent_pkg::*;
3      //import alsu_scoreboard_pkg::*;
4      import alsu_coverage_pkg::*;
5
6
7      import uvm_pkg::*;
8      `include "uvm_macros.svh"
9
10     class alsu_env extends uvm_env ;
11         `uvm_component_utils(alsu_env)
12         alsu_agent agt;
13         //alsu_scoreboard sb;
14         alsu_coverage cov;
15
16         function new(string name = "alsu_env", uvm_component parent = null);
17             super.new(name,parent);
18         endfunction
19
20         function void build_phase(uvm_phase phase);
21             super.build_phase(phase);
22             agt=alsu_agent::type_id::create("agt",this);
23             //sb=alsu_scoreboard::type_id::create("sb",this);
24             cov=alsu_coverage::type_id::create("cov",this);
25         endfunction
26
27         function void connect_phase(uvm_phase phase);
28             super.connect_phase(phase);
29             //agt.agt_ap.connect(sb.sb_export);
30             agt.agt_ap.connect(cov.cov_export);
31         endfunction : connect_phase
32
33     endclass
34 endpackage
35
```

Agent:

```
1 package alsu_agent_pkg;
2   import alsu_driver_pkg::*;
3   import MySequencer_pkg::*;
4   import alsu_config_pkg::*;
5   import alsu_monitor_pkg::*;
6   import alsu_sequence_item_pkg::*;
7
8   import uvm_pkg::*;
9   `include "uvm_macros.svh"
10  class alsu_agent extends uvm_agent ;
11      `uvm_component_utils(alsu_agent)
12      MySequencer sqr;
13      alsu_driver drv;
14      alsu_monitor mon;
15      alsu_config alsu_cfg;
16      uvm_analysis_port #(alsu_sequence_item) agt_ap;
17
18      function new(string name = "alsu_agent", uvm_component parent = null);
19          super.new(name,parent);
20      endfunction
21
22      function void build_phase(uvm_phase phase);
23          super.build_phase(phase);
24          drv = alsu_driver::type_id::create("drv",this);
25          sqr = MySequencer::type_id::create("sqr",this);
26          mon = alsu_monitor::type_id::create("mon",this);
27          agt_ap =new("agt_ap",this);
28          if (!uvm_config_db #(alsu_config)::get(this,"","CFG",alsu_cfg)) begin
29              `uvm_fatal("build_phase","Driver - unable to get configuration object");
30          end
31      endfunction : build_phase
32
33      function void connect_phase(uvm_phase phase);
34          super.connect_phase(phase);
35          drv.seq_item_port.connect(sqr.seq_item_export);
36          drv.alsu_Vif=alsu_cfg.alsu_Vif;
37          mon.alsu_Vif=alsu_cfg.alsu_Vif;
38          mon.mon_ap.connect(agt_ap);
39      endfunction : connect_phase
40  endclass
41 endpackage
```

Driver:

```
1 package alsu_driver_pkg;
2 import alsu_config_pkg::*;
3 import alsu_sequence_item_pkg::*;
4 import alsu_main_sequence_pkg::*;
5 import alsu_reset_sequence_pkg::*;
6
7 import uvm_pkg::*;
8 `include "uvm_macros.svh"
9 class alsu_driver extends uvm_driver #(alsu_sequence_item);
10   `uvm_component_utils(alsu_driver);
11   virtual alsu_if alsu_Vif;
12   alsu_sequence_item stim_seq_item;
13
14   function new(string name = "alsu_driver", uvm_component parent = null);
15     super.new(name,parent);
16   endfunction
17
18   task run_phase(uvm_phase phase);
19     super.run_phase (phase);
20     forever begin
21       stim_seq_item=alsu_sequence_item::type_id::create("stim_seq_item");
22       seq_item_port.get_next_item(stim_seq_item);
23       alsu_Vif.rst=stim_seq_item.rst;
24       alsu_Vif.cin=stim_seq_item.cin;
25       alsu_Vif.red_op_A=stim_seq_item.red_op_A;
26       alsu_Vif.red_op_B=stim_seq_item.red_op_B;
27       alsu_Vif.bypass_A=stim_seq_item.bypass_A;
28       alsu_Vif.bypass_B=stim_seq_item.bypass_B;
29       alsu_Vif.direction=stim_seq_item.direction;
30       alsu_Vif.serial_in=stim_seq_item.serial_in;
31       alsu_Vif.opcode=stim_seq_item.opcode;
32       alsu_Vif.A=stim_seq_item.A;
33       alsu_Vif.B=stim_seq_item.B;
34       @(negedge alsu_Vif.clk);
35       seq_item_port.item_done();
36       `uvm_info("run_phase",stim_seq_item.convert2string_stimulus(), UVM_HIGH)
37     end
38   endtask
39 endclass
40 endpackage
```


Monitor:

```
1  package alsu_monitor_pkg;
2      import alsu_config_pkg::*;
3      import alsu_sequence_item_pkg::*;
4      import alsu_shared_pkg::*;
5
6      import uvm_pkg::*;
7      `include "uvm_macros.svh"
8
9      class alsu_monitor extends uvm_monitor ;
10         `uvm_component_utils(alsu_monitor);
11         virtual alsu_if alsu_Vif;
12         alsu_sequence_item rsp_seq_item;
13         uvm_analysis_port #(alsu_sequence_item) mon_ap;
14
15         function new(string name = "alsu_monitor", uvm_component parent = null);
16             super.new(name,parent);
17         endfunction
18
19         function void build_phase (uvm_phase phase);
20             super.build_phase(phase);
21             mon_ap = new("mon_ap",this);
22         endfunction
23
24         task run_phase(uvm_phase phase);
25             super.run_phase (phase);
26             forever begin
27                 rsp_seq_item = alsu_sequence_item::type_id::create("rsp_seq_item");
28                 @(negedge alsu_Vif.clk);
29
30                 rsp_seq_item.rst=alsu_Vif.rst;
31                 rsp_seq_item.cin=alsu_Vif.cin;
32                 rsp_seq_item.red_op_A=alsu_Vif.red_op_A;
33                 rsp_seq_item.red_op_B=alsu_Vif.red_op_B;
34                 rsp_seq_item.bypass_A=alsu_Vif.bypass_A;
35                 rsp_seq_item.bypass_B=alsu_Vif.bypass_B;
36                 rsp_seq_item.direction=alsu_Vif.direction;
37                 rsp_seq_item.serial_in=alsu_Vif.serial_in;
38                 rsp_seq_item.opcode=opcode_e'(alsu_Vif.opcode);
39                 rsp_seq_item.A=alsu_Vif.A;
40                 rsp_seq_item.B=alsu_Vif.B;
41                 rsp_seq_item.leds=alsu_Vif.leds;
42                 rsp_seq_item.out=alsu_Vif.out;
43
44                 mon_ap.write(rsp_seq_item);
45                 `uvm_info("run_phase",rsp_seq_item.convert2string_stimulus(), UVM_HIGH)
46             end
47         endtask
48
49     endclass
50 endpackage
51
```

Sequence Item:

```
1  package alsu_sequence_item_pkg;
2
3      import alsu_shared_pkg::*;
4      import uvm_pkg::*;
5
6      `include "uvm_macros.svh"
7      class alsu_sequence_item extends uvm_sequence_item ;
8          `uvm_object_utils(alsu_sequence_item)
9
10         rand reg_e A_constrained,B_constrained;
11         rand bit cin;
12         rand bit serial_in;
13         rand bit direction;
14         rand bit signed [2:0] A, B;
15         rand bit red_op_A;
16         rand bit red_op_B;
17         rand opcode_e opcode;
18         rand bit rst;
19         rand bit bypass_A, bypass_B;
20         rand bit signed [2:0] A_rem_rand, B_rem_rand;
21         bit [2:0] ones [] = '{3'b001, 3'b010, 3'b100};
22         rand bit [2:0] only_ones, no_only_ones;
23         logic signed [15:0] leds;
24         logic signed [5:0] out;
25
26         function new(string name = "alsu_sequence_item");
27             super.new(name);
28         endfunction
29
30         constraint reset {
31             rst dist {0:/98, 1:/2};
32         }
33
34         constraint A_and_B {
35             A_rem_rand != MAXPOS || 0 || MAXNEG;
36             B_rem_rand != MAXPOS || 0 || MAXNEG;
37             only_ones inside {ones};
38             !(no_only_ones inside {ones});
39
40             if (opcode inside {OR,XOR}){
41                 if(red_op_A){
42                     B==0;
43                     A dist {only_ones:/90, no_only_ones:/10};
44                 }
45                 else if (red_op_B) {
46                     A==0;
47                     B dist {only_ones:/90, no_only_ones:/10};
48                 }
49             }
```

```

50     }
51     else {
52         red_op_A dist {1:/20, 0:/80};
53         red_op_B dist {1:/20, 0:/80};
54         if(opcode inside {ADD, MULT}){
55             A dist {A_constrained:/80, A_rem_rand:/20};
56             B dist {B_constrained:/80, B_rem_rand:/20};
57         }
58     }
59 }
60 }
61
62 constraint opcode_values
63 {
64     opcode dist {[OR:ROTATE]:/80, [INVALID_6:INVALID_7]:/20};
65 }
66
67 constraint Bypass_values
68 {
69     bypass_A dist {0:/95, 1:/5};
70     bypass_B dist {0:/95, 1:/5};
71 }
72
73 constraint cin_values {cin dist {1:/50,0:/50};}
74
75 constraint serial_in_values {serial_in dist {1:/50,0:/50};}
76
77 constraint direction_values {direction dist {1:/50,0:/50};}
78
79
80
81 function string convert2string();
82     return $sprintf("%s rst_rand = 0b%0b, cin_rand = 0b%0b, red_op_A_rand = 0b%0b, red_op_B_rand = 0b%0b, bypass_A_rand = 0b%0b, bypass_B_rand = 0b%0b",
83         , direction_rand = 0b%0b, serial_in_rand = 0b%0b, opcode_rand = %s, A_rand = 0b%0b, B_rand = 0b%0b, leds = 0b%0b, out = 0b%0b",
84         super.convert2string(), rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in
85         , opcode, A, B, leds, out);
86 endfunction : convert2string
87
88 function string convert2string_stimulus();
89     return $sprintf("%s rst_rand = 0b%0b, cin_rand = 0b%0b, red_op_A_rand = 0b%0b, red_op_B_rand = 0b%0b, bypass_A_rand = 0b%0b, bypass_B_rand = 0b%0b",
90         , direction_rand = 0b%0b, serial_in_rand = 0b%0b, opcode_rand = %s, A_rand = 0b%0b, B_rand = 0b%0b",
91         super.convert2string(), rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in
92         , opcode, A, B);
93 endfunction : convert2string_stimulus
94 endclass
95
96
97 endpackage

```

Sequencer:

```

1  package MySequencer_pkg;
2  import alsu_sequence_item_pkg::*;
3
4  import uvm_pkg::*;
5  `include "uvm_macros.svh"
6  class MySequencer extends uvm_sequencer #(alsu_sequence_item);
7      `uvm_component_utils(MySequencer)
8
9      function new(string name = "MySequencer", uvm_component parent = null);
10         super.new(name,parent);
11     endfunction
12
13 endclass : MySequencer
14 endpackage : MySequencer_pkg

```

Reset sequence:

```
1  package alsu_reset_sequence_pkg;
2      import uvm_pkg::*;
3      import alsu_sequence_item_pkg::*;
4      import alsu_shared_pkg::*;
5
6      `include "uvm_macros.svh"
7      class alsu_reset_sequence extends uvm_sequence #(alsu_sequence_item) ;
8          `uvm_object_utils(alsu_reset_sequence)
9
10         alsu_sequence_item seq_item;
11
12         function new(string name = "alsu_reset_sequence");
13             super.new(name);
14         endfunction
15
16         task body;
17             seq_item = alsu_sequence_item::type_id::create("seq_item");
18             start_item(seq_item);
19             seq_item.rst=1;
20             seq_item.serial_in=0;
21             seq_item.opcode=opcode_e'(0);
22             seq_item.direction=0;
23             seq_item.bypass_A=0;
24             seq_item.bypass_B=0;
25             seq_item.red_op_A=0;
26             seq_item.red_op_B=0;
27             seq_item.cin=0;
28             seq_item.A=0;
29             seq_item.B=0;
30             finish_item(seq_item);
31         endtask : body
32     endclass
33
34
35 endpackage
36
```

Main Sequence:

```
1  package alsu_main_sequence_pkg;
2      import uvm_pkg::*;
3      import alsu_sequence_item_pkg::*;
4      `include "uvm_macros.svh"
5      class alsu_main_sequence extends uvm_sequence #(alsu_sequence_item) ;
6          `uvm_object_utils(alsu_main_sequence)
7
8          alsu_sequence_item seq_item;
9
10         function new(string name = "alsu_main_sequence");
11             super.new(name);
12         endfunction
13
14         task body;
15             repeat(10_000) begin
16                 seq_item=alsu_sequence_item::type_id::create("seq_item");
17                 start_item(seq_item);
18                 assert(seq_item.randomize());
19                 finish_item(seq_item);
20             end
21         endtask : body
22     endclass
23 endpackage
```

Coverage:

```
1  package alsu_coverage_pkg;
2      import uvm_pkg::*;
3      import alsu_shared_pkg::*;
4      import alsu_sequence_item_pkg::*;
5      `include "uvm_macros.svh"
6      class alsu_coverage extends uvm_component;
7          `uvm_component_utils(alsu_coverage)
8          uvm_analysis_export #(alsu_sequence_item) cov_export;
9          uvm_tlm_analysis_fifo #(alsu_sequence_item) cov_fifo;
10         alsu_sequence_item seq_item_cov;
11
12         // Covergroups
13         covergroup cvr_gp();
14
15             A_cp: coverpoint seq_item_cov.A
16             {
17                 bins A_data_0 = {0};
18                 bins A_data_max = {MAXPOS};
19                 bins A_data_min = {MAXNEG};
20                 bins A_data_default = default;
21             }
22             A_Walking: coverpoint seq_item_cov.A iff(seq_item_cov.red_op_A)
23             {
24                 bins A_data_ones[] = {1,2,-4};
25             }
26
27             B_cp: coverpoint seq_item_cov.B
28             {
29                 bins B_data_0 = {0};
30                 bins B_data_max = {MAXPOS};
31                 bins B_data_min = {MAXNEG};
32                 bins B_data_default = default;
33             }
34             B_Walking: coverpoint seq_item_cov.B iff(seq_item_cov.red_op_B & !seq_item_cov.red_op_A)
35             {
36                 bins B_data_ones[] = {1,2,-4};
37             }
38
39             ALU_cvp: coverpoint seq_item_cov.opcode
40             {
41                 bins Bins_shift [] = {[SHIFT:ROTATE]};
42                 bins Bins_arith [] = {[ADD:MULT]};
43                 illegal_bins Bins_invalid [] = {[INVALID_6:INVALID_7]};
44                 bins Bins_trans = (OR => XOR => ADD => MULT => SHIFT => ROTATE);
45             }
46
47             opcode_bitwise_cp: coverpoint seq_item_cov.opcode{
48                 bins bins_bitwise[] = {OR, XOR};
49             }
50
```

```

51     cross_ARITH_PERM: cross A_cp, B_cp, ALU_cvp{
52         ignore_bins ig_bins_shift = binsof(ALU_cvp.Bins_shift);
53         ignore_bins ig_bins_trans = binsof(ALU_cvp.Bins_trans);
54     }
55
56
57     cross_SHIFT_opcode: cross seq_item_cov.direction, ALU_cvp{
58         ignore_bins ig_bins_all = !binsof(ALU_cvp.Bins_shift);
59     }
60
61     cross_ARITH_CIN: cross seq_item_cov.cin, ALU_cvp{
62         ignore_bins ig_bins_shift = binsof(ALU_cvp.Bins_shift);
63         ignore_bins ig_bins_trans = binsof(ALU_cvp.Bins_trans);
64     }
65
66 endgroup
67
68 function new(string name = "alsu_coverage", uvm_component parent = null);
69     super.new(name,parent);
70     cvr_gp=new();
71 endfunction
72
73 function void build_phase(uvm_phase phase);
74     super.build_phase(phase);
75     cov_export =new("cov_export",this);
76     cov_fifo =new("cov_fifo",this);
77 endfunction : build_phase
78
79 function void connect_phase(uvm_phase phase);
80     super.connect_phase(phase);
81     cov_export.connect(cov_fifo.analysis_export);
82 endfunction : connect_phase
83
84 task run_phase(uvm_phase phase);
85     super.run_phase(phase);
86     forever begin
87         cov_fifo.get(seq_item_cov);
88         cvr_gp.sample();
89     end
90 endtask : run_phase
91
92
93 endclass
94 endpackage

```

Assertions:

```
1  module alsu_SVA (
2      input  clk,
3      input logic signed [2:0] A, B,
4      input logic cin, serial_in, red_op_A, red_op_B,
5      input [2:0] opcode,
6      input logic bypass_A, bypass_B, rst, direction,
7      input logic signed [15:0] leds,
8      input logic signed [5:0] out
9  );
10
11     parameter INPUT_PRIORITY = "A";
12     parameter FULL_ADDER = "ON";
13
14     wire invalid_red_op, invalid_opcode, invalid;
15
16     assign invalid_red_op = (red_op_A | red_op_B) & (opcode[1] | opcode[2]);
17     assign invalid_opcode = opcode[1] & opcode[2];
18     assign invalid = invalid_red_op | invalid_opcode;
19
20     property p_1;
21         @(posedge clk) disable iff (rst) invalid |-> ##2 (leds == (~$past(leds)));
22     endproperty
23
24     property p_2;
25         @(posedge clk) disable iff (rst) invalid |-> ##2 (out == 6'b0);
26     endproperty
27
28     property p_3;
29         @(posedge clk) disable iff (rst)
30             (bypass_A && bypass_B && !invalid) |-> ##2(out == ((INPUT_PRIORITY == "A") ? $past(A,2) : $past(B,2)));
31     endproperty
32
33     property p_4;
34         @(posedge clk) disable iff (rst)
35             (bypass_A && !bypass_B && !invalid) |-> ##2 (out == $past(A,2));
36     endproperty
37
38     property p_5;
39         @(posedge clk) disable iff (rst)
40             (bypass_B && !bypass_A && !invalid) |-> ##2 (out == $past(B,2));
41     endproperty
42
43     property p_6;
44         @(posedge clk) disable iff (rst)
45             (opcode == 3'h0 && !invalid && !bypass_A && !bypass_B && red_op_A && red_op_B) |-> ##2 (out == ((INPUT_PRIORITY == "A") ? $past(A,2) : $past(B,2)));
46     endproperty
47
48     property p_7;
49         @(posedge clk) disable iff (rst)
50             (opcode == 3'h0 && !invalid && !bypass_A && !bypass_B && red_op_A && !red_op_B) |-> ##2 (out == $past(A,2));
51     endproperty
52
53     property p_8;
54         @(posedge clk) disable iff (rst)
55             (opcode == 3'h0 && !invalid && !bypass_A && !bypass_B && !red_op_A && red_op_B) |-> ##2 (out == $past(B,2));
56     endproperty
57
58     property p_9;
59         @(posedge clk) disable iff (rst)
60             (opcode == 3'h0 && !invalid && !bypass_A && !bypass_B && !red_op_A && !red_op_B) |-> ##2 (out == ($past(B,2) | $past(A,2)));
61     endproperty
62
63     property p_A;
64         @(posedge clk) disable iff (rst)
65             (opcode == 3'h1 && !invalid && !bypass_A && !bypass_B && red_op_A && red_op_B) |-> ##2 (out == ((INPUT_PRIORITY == "A") ? ^$past(A,2) : ^$past(B,2)));
66     endproperty
67
68     property p_B;
69         @(posedge clk) disable iff (rst)
70             (opcode == 3'h1 && !invalid && !bypass_A && !bypass_B && red_op_A && !red_op_B) |-> ##2 (out == ^$past(A,2));
71     endproperty
72
73     property p_C;
74         @(posedge clk) disable iff (rst)
75             (opcode == 3'h1 && !invalid && !bypass_A && !bypass_B && !red_op_A && red_op_B) |-> ##2 (out == ^$past(B,2));
76     endproperty
77
78     property p_D;
79         @(posedge clk) disable iff (rst)
80             (opcode == 3'h1 && !invalid && !bypass_A && !bypass_B && !red_op_A && !red_op_B) |-> ##2 (out == ($past(B,2) ^ $past(A,2)));
81     endproperty
82
83
84     property p_E;
85         @(posedge clk) disable iff (rst)
86             (opcode == 3'h2 && !invalid && !bypass_A && !bypass_B) |-> ##2 (out == (((FULL_ADDER == "ON") ? ($past(A,2) + $past(B,2) + $past(cin,2)) : ($past(A,2) + $past(B,2))));
87     endproperty
88
89     property p_F;
90         @(posedge clk) disable iff (rst)
91             (opcode == 3'h3 && !invalid && !bypass_A && !bypass_B) |-> ##2 (out == $past(A,2) * $past(B,2));
92     endproperty
93
```



```

94     property p_G;
95         @(posedge clk) disable iff (rst)
96             (opcode == 3'h4 && !invalid && !bypass_A && !bypass_B && direction) |-> ##2 (out == ({$past(out[4:0]), $past(serial_in,2)}));
97     endproperty
98
99     property p_H;
100         @(posedge clk) disable iff (rst)
101             (opcode == 3'h4 && !invalid && !bypass_A && !bypass_B && !direction) |-> ##2 (out == ({$past(serial_in,2), $past(out[5:1])}));
102     endproperty
103
104     property p_I;
105         @(posedge clk) disable iff (rst)
106             (opcode == 3'h5 && !invalid && !bypass_A && !bypass_B && direction) |-> ##2 (out == ({$past(out[4:0]), $past(out[5])}));
107     endproperty
108
109     property p_J;
110         @(posedge clk) disable iff (rst)
111             (opcode == 3'h5 && !invalid && !bypass_A && !bypass_B && !direction) |-> ##2 (out == ({$past(out[0]), $past(out[5:1])}));
112     endproperty
113
114
115
116
117     AP: assert property (p_1) else $display("p_1 failed");
118     BP: assert property (p_2) else $display("p_2 failed");
119     CP: assert property (p_3) else $display("p_3 failed");
120     DP: assert property (p_4) else $display("p_4 failed");
121     EP: assert property (p_5) else $display("p_5 failed");
122     FP: assert property (p_6) else $display("p_6 failed");
123     GP: assert property (p_7) else $display("p_7 failed");
124     HP: assert property (p_8) else $display("p_8 failed");
125     IP: assert property (p_9) else $display("p_9 failed");
126     JP: assert property (p_A) else $display("p_A failed");
127     KP: assert property (p_B) else $display("p_B failed");
128     LP: assert property (p_C) else $display("p_C failed");
129     MP: assert property (p_D) else $display("p_D failed");
130     NP: assert property (p_E) else $display("p_E failed");
131     OP: assert property (p_F) else $display("p_F failed");
132     PP: assert property (p_G) else $display("p_G failed");
133     QP: assert property (p_H) else $display("p_H failed");
134     RP: assert property (p_I) else $display("p_I failed");
135     SP: assert property (p_J) else $display("p_J failed");
136

```

```

137
138     Ac: cover property (p_1) $display("p_1 pass");
139     Bc: cover property (p_2) $display("p_2 pass");
140     Cc: cover property (p_3) $display("p_3 pass");
141     Dc: cover property (p_4) $display("p_4 pass");
142     Ec: cover property (p_5) $display("p_5 pass");
143     Fc: cover property (p_6) $display("p_6 pass");
144     Gc: cover property (p_7) $display("p_7 pass");
145     Hc: cover property (p_8) $display("p_8 pass");
146     Ic: cover property (p_9) $display("p_9 pass");
147     Jc: cover property (p_A) $display("p_A pass");
148     Kc: cover property (p_B) $display("p_B pass");
149     Lc: cover property (p_C) $display("p_C pass");
150     Mc: cover property (p_D) $display("p_D pass");
151     Nc: cover property (p_E) $display("p_E pass");
152     Oc: cover property (p_F) $display("p_F pass");
153     Pc: cover property (p_G) $display("p_G pass");
154     Qc: cover property (p_H) $display("p_H pass");
155     Rc: cover property (p_I) $display("p_I pass");
156     Sc: cover property (p_J) $display("p_J pass");
157
158
159     endmodule

```

Shared package:

```
1 package alsu_shared_pkg;
2
3     typedef enum logic [2:0] {OR = 3'b000,XOR = 3'b001,ADD = 3'b010,MULT = 3'b011,SHIFT = 3'b100,
4     ROTATE = 3'b101,INVALID_6 = 3'b110,INVALID_7 = 3'b111} opcode_e;
5
6     typedef enum {MAXPOS = 3, ZERO = 0, MAXNEG = -4} reg_e;
7
8 endpackage : alsu_shared_pkg
9
```

Do:

```
1 vlib work
2 vlog -f alsu.list.txt +cover -covercells
3 vsim -voptargs=+acc work.top -cover
4 add wave /top/alsu_Vif/*
5 coverage save top.ucdb -onexit
6 run -all
```

File:

```
1 ALSU.v
2 alsu_config_pkg.sv
3 alsu_if.sv
4 alsu_main_sequence_pkg.sv
5 alsu_reset_sequence_pkg.sv
6 alsu_sequence_item_pkg.sv
7 MySequencer_pkg.sv
8 alsu_env_pkg.sv
9 alsu_test_pkg.sv
10 alsu_driver_pkg.sv
11 alsu_agent_pkg.sv
12 alsu_monitor_pkg.sv
13 alsu_coverage_pkg.sv
14 SVA.sv
15 top.sv
```

Code coverage:

Assertions							
Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Me
/uvm_pkg::uvm_reg_map::do_write/#ublk#215181159#1731/...	Immediate	SVA	on	0	0	-	
/uvm_pkg::uvm_reg_map::do_read/#ublk#215181159#1771/...	Immediate	SVA	on	0	0	-	
/alsu_main_sequence_pkg::alsu_main_sequence::body/#ublk...	Immediate	SVA	on	0	1	-	
+ /top/DUT/m1/AP	Concurrent	SVA	on	0	1	-	
+ /top/DUT/m1/BP	Concurrent	SVA	on	0	1	-	
+ /top/DUT/m1/CP	Concurrent	SVA	on	0	1	-	
+ /top/DUT/m1/DP	Concurrent	SVA	on	0	1	-	
+ /top/DUT/m1/EP	Concurrent	SVA	on	0	1	-	
+ /top/DUT/m1/FP	Concurrent	SVA	on	0	1	-	
+ /top/DUT/m1/GP	Concurrent	SVA	on	0	1	-	
+ /top/DUT/m1/HP	Concurrent	SVA	on	0	1	-	
+ /top/DUT/m1/IP	Concurrent	SVA	on	0	1	-	
+ /top/DUT/m1/JP	Concurrent	SVA	on	0	1	-	
+ /top/DUT/m1/KP	Concurrent	SVA	on	0	1	-	
+ /top/DUT/m1/LP	Concurrent	SVA	on	0	1	-	
+ /top/DUT/m1/MP	Concurrent	SVA	on	0	1	-	
+ /top/DUT/m1/NP	Concurrent	SVA	on	0	1	-	
+ /top/DUT/m1/OP	Concurrent	SVA	on	0	1	-	
+ /top/DUT/m1/PP	Concurrent	SVA	on	0	1	-	
+ /top/DUT/m1/QP	Concurrent	SVA	on	0	1	-	
+ /top/DUT/m1/RP	Concurrent	SVA	on	0	1	-	
+ /top/DUT/m1/SP	Concurrent	SVA	on	0	1	-	

Covergroups									
Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	Get_inst_coverage	Comment
/alsu_coverage_pkg/alsu_coverage		100.00%							
+ TYPE cvr_gp		100.00%	100	100.00...				auto(0)	
+ CVP cvr_gp::A_cp		100.00%	100	100.00...					
+ CVP cvr_gp::A_Walking		100.00%	100	100.00...					
+ CVP cvr_gp::B_cp		100.00%	100	100.00...					
+ CVP cvr_gp::B_Walking		100.00%	100	100.00...					
+ CVP cvr_gp::ALU_cvp		100.00%	100	100.00...					
+ CVP cvr_gp::opcode_bitwise_cp		100.00%	100	100.00...					
+ CVP cvr_gp::#seq_item_cov.cn_0#		100.00%	100	100.00...					
+ CVP cvr_gp::#seq_item_cov.direction_1#		100.00%	100	100.00...					
+ CROSS cvr_gp::cross_ARITH_PERM		100.00%	100	100.00...					
+ CROSS cvr_gp::cross_SHIFT_opcode		100.00%	100	100.00...					
+ CROSS cvr_gp::cross_ARITH_CIN		100.00%	100	100.00...					
+ INST /alsu_coverage_pkg::alsu_coverage::cvr_gp		100.00%	100	100.00...					0
+ CVP A_cp		100.00%	100	100.00...					
+ CVP A_Walking		100.00%	100	100.00...					
+ CVP B_cp		100.00%	100	100.00...					
+ CVP B_Walking		100.00%	100	100.00...					
+ CVP ALU_cvp		100.00%	100	100.00...					
+ CVP opcode_bitwise_cp		100.00%	100	100.00...					
+ CVP #seq_item_cov.cn_0#		100.00%	100	100.00...					
+ CVP #seq_item_cov.direction_1#		100.00%	100	100.00...					
+ CROSS cross_ARITH_PERM		100.00%	100	100.00...					
+ CROSS cross_SHIFT_opcode		100.00%	100	100.00...					
+ CROSS cross_ARITH_CIN		100.00%	100	100.00...					

==== Instance: /top/alsu_Vif				
==== Design Unit: work.alsu_if				
=====				
Toggle Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	----	-----
Toggles	80	80	0	100.00%
===== Toggle Details =====				

Assertion Coverage:

Assertions	19	19	0	100.00%
------------	----	----	---	---------

Name	File(Line)	Failure Count	Pass Count
/top/DUT/m1/AP	SVA.sv(121)	0	1
/top/DUT/m1/BP	SVA.sv(122)	0	1
/top/DUT/m1/CP	SVA.sv(123)	0	1
/top/DUT/m1/DP	SVA.sv(124)	0	1
/top/DUT/m1/EP	SVA.sv(125)	0	1
/top/DUT/m1/FP	SVA.sv(126)	0	1
/top/DUT/m1/GP	SVA.sv(127)	0	1
/top/DUT/m1/HP	SVA.sv(128)	0	1
/top/DUT/m1/IP	SVA.sv(129)	0	1
/top/DUT/m1/JP	SVA.sv(130)	0	1
/top/DUT/m1/KP	SVA.sv(131)	0	1
/top/DUT/m1/LP	SVA.sv(132)	0	1
/top/DUT/m1/MP	SVA.sv(133)	0	1
/top/DUT/m1/NP	SVA.sv(134)	0	1
/top/DUT/m1/OP	SVA.sv(135)	0	1
/top/DUT/m1/PP	SVA.sv(136)	0	1
/top/DUT/m1/QP	SVA.sv(137)	0	1
/top/DUT/m1/RP	SVA.sv(138)	0	1
/top/DUT/m1/SP	SVA.sv(139)	0	1

Directive Coverage:

Directives	19	19	0	100.00%
------------	----	----	---	---------

Expression Coverage:

Enabled Coverage	Bins	Covered	Misses	Coverage
Expressions	8	8	0	100.00%

=== Instance: /top/DUT
=== Design Unit: work.ALSU

Branch Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
Branches	32	32	0	100.00%

=====Branch Details=====

Statement Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
Statements	48	48	0	100.00%

=====Statement Details=====

729 ▼ Toggle Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
Toggles	118	118	0	100.00%

733
734 =====Toggle Details=====

```

2840         bin <A_data_0,B_data_max,Bins_arith[MULT]>
2841                                     122          1          -    Covered
2842         bin <A_data_0,B_data_max,Bins_arith[ADD]>
2843                                     132          1          -    Covered
2844         bin <A_data_0,B_data_0,Bins_arith[MULT]>
2845                                     120          1          -    Covered
2846         bin <A_data_0,B_data_0,Bins_arith[ADD]>
2847                                     109          1          -    Covered
2848         Illegal and Ignore Bins:
2849         ignore_bin ig_bins_trans          0          -    ZERO
2850         ignore_bin ig_bins_shift        367          -    Occurred
2851     Cross cross_SHIFT_opcode        100.00%        100          -    Covered
2852         covered/total bins:          4          4          -
2853         missing/total bins:          0          4          -
2854         % Hit:        100.00%        100          -
2855         Auto, Default and User Defined Bins:
2856         bin <auto[1],Bins_shift[ROTATE]>        664          1          -    Covered
2857         bin <auto[1],Bins_shift[SHIFT]>        643          1          -    Covered
2858         bin <auto[0],Bins_shift[ROTATE]>        655          1          -    Covered
2859         bin <auto[0],Bins_shift[SHIFT]>        661          1          -    Covered
2860         Illegal and Ignore Bins:
2861         ignore_bin ig_bins_all        2729          -    Occurred
2862     Cross cross_ARITH_CIN        100.00%        100          -    Covered
2863         covered/total bins:          4          4          -
2864         missing/total bins:          0          4          -
2865         % Hit:        100.00%        100          -
2866         Auto, Default and User Defined Bins:
2867         bin <auto[1],Bins_arith[MULT]>        675          1          -    Covered
2868         bin <auto[1],Bins_arith[ADD]>        672          1          -    Covered
2869         bin <auto[0],Bins_arith[MULT]>        700          1          -    Covered
2870         bin <auto[0],Bins_arith[ADD]>        681          1          -    Covered
2871         Illegal and Ignore Bins:
2872         ignore_bin ig_bins_trans          1          -    Occurred
2873         ignore_bin ig_bins_shift        2623          -    Occurred
2874
2875     TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1
2876

```

Name	Design Unit	Design UnitType	Lang	File(Line)	Hits	Status
/top/DUT/m1/Ac	alsu_SVA	Verilog	SVA	SVA.sv(142)	3724	Covered
/top/DUT/m1/Bc	alsu_SVA	Verilog	SVA	SVA.sv(143)	3724	Covered
/top/DUT/m1/Cc	alsu_SVA	Verilog	SVA	SVA.sv(144)	12	Covered
/top/DUT/m1/Dc	alsu_SVA	Verilog	SVA	SVA.sv(145)	270	Covered
/top/DUT/m1/Ec	alsu_SVA	Verilog	SVA	SVA.sv(146)	257	Covered
/top/DUT/m1/Fc	alsu_SVA	Verilog	SVA	SVA.sv(147)	177	Covered
/top/DUT/m1/Gc	alsu_SVA	Verilog	SVA	SVA.sv(148)	108	Covered
/top/DUT/m1/Hc	alsu_SVA	Verilog	SVA	SVA.sv(149)	114	Covered
/top/DUT/m1/Ic	alsu_SVA	Verilog	SVA	SVA.sv(150)	709	Covered
/top/DUT/m1/Jc	alsu_SVA	Verilog	SVA	SVA.sv(151)	147	Covered
/top/DUT/m1/Kc	alsu_SVA	Verilog	SVA	SVA.sv(152)	108	Covered
/top/DUT/m1/Lc	alsu_SVA	Verilog	SVA	SVA.sv(153)	136	Covered
/top/DUT/m1/Mc	alsu_SVA	Verilog	SVA	SVA.sv(154)	712	Covered
/top/DUT/m1/Nc	alsu_SVA	Verilog	SVA	SVA.sv(155)	745	Covered
/top/DUT/m1/Oc	alsu_SVA	Verilog	SVA	SVA.sv(156)	744	Covered
/top/DUT/m1/Pc	alsu_SVA	Verilog	SVA	SVA.sv(157)	361	Covered
/top/DUT/m1/Qc	alsu_SVA	Verilog	SVA	SVA.sv(158)	358	Covered
/top/DUT/m1/Rc	alsu_SVA	Verilog	SVA	SVA.sv(159)	353	Covered
/top/DUT/m1/Sc	alsu_SVA	Verilog	SVA	SVA.sv(160)	350	Covered

TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 19

