FIFO_Project

Submitted to: ENG. Kareem Waseem

Design code:

```
module FIFO(FIFO_interface.DUT FIFO_IC);
localparam max fifo addr = $clog2(FIFO IC.FIFO DEPTH);
reg [FIFO_IC.FIFO_WIDTH-1:0] mem [FIFO_IC.FIFO_DEPTH-1:0];
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count;
always @(posedge FIFO_IC.clk or negedge FIFO_IC.rst_n) begin
    if (!FIFO_IC.rst_n) begin
        wr_ptr <= 0;
         FIFO_IC.overflow<=0; // was added
    else if (FIFO_IC.wr_en && count < FIFO_IC.FIFO_DEPTH) begin
    mem[wr_ptr] <= FIFO_IC.data_in;</pre>
         FIFO_IC.wr_ack <= 1;
        wr_ptr <= wr_ptr + 1;
    else begin
         FIFO_IC.wr_ack <= 0;
if (FIFO_IC.full & FIFO_IC.wr_en)</pre>
             FIFO IC.overflow <= 1;
             FIFO_IC.overflow <= 0;</pre>
    end
always @(posedge FIFO_IC.clk or negedge FIFO_IC.rst_n) begin
    if (!FIFO_IC.rst_n) begin
         rd_ptr <= 0;
         FIFO_IC.underflow<=0; //was added
    else if (FIFO_IC.rd_en && count != 0) begin
    FIFO_IC.data_out <= mem[rd_ptr];</pre>
         rd_ptr <= rd_ptr + 1;
         if (FIFO_IC.empty && FIFO_IC.rd_en)begin
             FIFO_IC.underflow <= 1;
             FIFO IC.underflow <= 0; // underflow was modified to be sequential instead of combinational
         end
```

```
always @(nosedge FIFO_IC.clk or negedge FIFO_IC.rst_n) begin

if (!FIFO_IC.rst_n) begin

count <= 0;

end

else begin

if (({FIFO_IC.wr_en, FIFO_IC.rd_en} == 2'b10) && !FIFO_IC.full)

count <= count + 1;

else if (({FIFO_IC.wr_en, FIFO_IC.rd_en} == 2'b01) && !FIFO_IC.empty)

count <= count <= 1;

else if (({FIFO_IC.wr_en, FIFO_IC.rd_en} == 2'b01) begin // if condition was added to handle if the wr_en , rd_en are asserted at the same time

if (FIFO_IC.full) begin

count <= count - 1;

end

else if (FIFO_IC.empty) begin

count <= count + 1;

end

end

assign FIFO_IC.empty (count == FIFO_IC.FIFO_DEPTH)? 1 : 0;

assign FIFO_IC.almostfull = (count == FIFO_IC.FIFO_DEPTH-1)? 1 : 0;

assign FIFO_IC.almostfull = (count == FIFO_IC.FIFO_DEPTH-1)? 1 : 0;

assign FIFO_IC.almostfull = (count == IFIO_IC.FIFO_DEPTH-1)? 1 : 0;

assign FIFO_IC.almostfull = (count == IFIO_IC.FIFO_DEPTH-1)? 1 : 0;

assign FIFO_IC.almostfull = (count == IFIO_IC.FIFO_DEPTH-1)? 1 : 0;

assign FIFO_IC.almostfull = (count == IFIO_IC.FIFO_DEPTH-1)? 1 : 0;
```

```
property p_count_wr;
  @(posedge FIFO_IC.clk) disable iff (!FIFO_IC.rst_n)
  (FIFO IC.wr en && !FIFO IC.full && !FIFO IC.rd en) |=> (count == $past(count) + 1'b1);
endproperty
property p_count_rd;
  @(posedge FIFO_IC.clk) disable iff (!FIFO_IC.rst_n)
  (FIFO_IC.rd_en && !FIFO_IC.empty && !FIFO_IC.wr_en) |=> (count == $past(count) - 1'b1);
property p_w_ack;
  @(posedge FIFO_IC.clk) disable iff (!FIFO_IC.rst_n)
(FIFO_IC.wr_en && !FIFO_IC.full) |=> (FIFO_IC.wr_ack == 1);
endproperty
property p full;
  @(posedge FIFO_IC.clk)
  (count == FIF0_IC.FIF0_DEPTH) |-> (FIF0_IC.full == 1);
endproperty
property p_empty;
  @(posedge FIFO_IC.clk)
  (count == 0) |-> (FIFO_IC.empty == 1);
endproperty
property p_almostfull;
  @(posedge FIFO_IC.clk)
  (count == FIF0_IC.FIF0_DEPTH - 1) |-> (FIF0_IC.almostfull == 1);
endproperty
property p_almostempty;
  @(posedge FIFO_IC.clk)
  (count == 1) |-> (FIFO_IC.almostempty == 1);
endproperty
property p_underflow;
  @(posedge FIFO_IC.clk) disable iff (!FIFO_IC.rst_n)
  (FIFO_IC.empty && FIFO_IC.rd_en) |=> (FIFO_IC.underflow == 1);
endproperty
  @(posedge FIFO_IC.clk) disable iff (!FIFO_IC.rst n)
  (FIFO_IC.full && FIFO_IC.wr_en) |=> (FIFO_IC.overflow == 1);
endproperty
property p_count_check;
  @(posedge FIFO_IC.clk)
  (count <= FIF0_IC.FIF0_DEPTH);</pre>
endproperty
property p_wr_ptr_check;
  @(posedge FIFO_IC.clk)
  (wr_ptr < FIFO_IC.FIFO_DEPTH);</pre>
endproperty
```

```
property p_rd_ptr_check;
  @(posedge FIFO_IC.clk)
  (rd_ptr < FIFO_IC.FIFO_DEPTH);</pre>
endproperty
A_count_wr: assert property (p_count_wr);
C_count_wr: cover property (p_count_wr);
// Assertions and Cover for Read Count
A_count_rd: assert property (p_count_rd);
C count rd: cover property (p count rd);
// Assertions and Cover for Write Acknowledge
A_w_ack: assert property (p_w_ack);
C_w_ack: cover property (p_w_ack);
// Assertions and Cover for Full Condition
A_full: assert property (p_full);
C_full: cover property (p_full);
// Assertions and Cover for Empty Condition
A_empty: assert property (p_empty);
C_empty: cover property (p_empty);
// Assertions and Cover for Almost Full Condition
A_almostfull: assert property (p_almostfull);
C_almostfull: cover property (p_almostfull);
// Assertions and Cover for Almost Empty Condition
A_almostempty: assert property (p_almostempty);
C_almostempty: cover property (p_almostempty);
// Assertions and Cover for Underflow Condition
A_underflow: assert property (p_underflow);
C_underflow: cover property (p_underflow);
// Assertions and Cover for Overflow Condition
A_overflow: assert property (p_overflow);
C_overflow: cover property (p_overflow);
// Assertions and Cover for Counter Check
A_count_check: assert property (p_count_check);
C_count_check: cover property (p_count_check);
```

```
A_count_check: assert property (p_count_check);
       C_count_check: cover property (p_count_check);
193
194
       // Assertions and Cover for Write Pointer Check
       A_wr_ptr_check: assert property (p_wr_ptr_check);
       C_wr_ptr_check: cover property (p_wr_ptr_check);
       // Assertions and Cover for Read Pointer Check
       A_rd_ptr_check: assert property (p_rd_ptr_check);
       C_rd_ptr_check: cover property (p_rd_ptr_check);
       always_comb begin
           if (!FIFO_IC.rst_n) begin
               p_wr_ptr_reset: assert final (wr_ptr == 0);
c_wr_ptr_reset: cover (wr_ptr == 0);
                p_rd_ptr_reset: assert final (rd_ptr == 0);
               c_rd_ptr_reset: cover (rd_ptr == 0);
               p_count_reset: assert final (count == 0);
               c_count_reset: cover (count == 0);
```

Verification Plan:

,	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	FIFO_1	When the reset is asserted, the output data_out value should be low	Directed at the start of the sim, then randomized with constraint that drive the reset to be off most of the simulation time.		Immediate assertion to check the async reset functionality
	FIFO_2	When wr_en is asserted and full is low wr_ack should be high	Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time	Cover all combination values of rd_en , wr_en and wr_ack	Concurrent assertion to check for it
	FIFO_3	When wr_en is asserted and full is high then overflow should be high	Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time		Concurrent assertion to check for it
	FIFO_4	When count is equal to FIFO depth, full value should be high	Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time		Concurrent assertion to check for it
	FIFO_5	When count is equal to zero, empty value should be high	Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time	Cover all combination values of rd_en , wr_en and empty	Concurrent assertion to check for it
	FIFO_6	When count is equal to FIFO depth -1, almostfull value should be high	Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time	Cover all combination values of rd_en , wr_en and almostfull	Concurrent assertion to check for it
	FIFO_7	When count is equal to 1, almostempty value should be high	Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time		Concurrent assertion to check for it

0				
9	FIFO_8	When rd_en is asserted and empty is high then underflow should be high	Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time	 Concurrent assertion to check for it
10	FIFO_9		Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time	Check data function with reference model function to check the data_out
11	FIFO 10			

Top file:

```
1  module top ();
2
3  bit clk;
4
5  initial begin
6  clk = 0;
7  forever
8  #2 clk = ~clk;
9
10  end
11
12  FIFO_interface FIFO_IC (clk);
13  FIFO_tb tb (FIFO_IC);
14  FIFO DUT (FIFO_IC);
15  monitor MONITOR (FIFO_IC);
16
17  endmodule
```

Interface code:

```
interface FIFO_interface (clk);

parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;

input clk;

logic [FIFO_WIDTH-1:0] data_in;
logic rst_n, wr_en, rd_en;
logic [FIFO_WIDTH-1:0] data_out;
logic wr_ack, overflow;

dogic full, empty, almostfull, almostempty, underflow;

modport TEST (output rst_n, data_in, wr_en, rd_en,
input clk,data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);

modport DUT (input rst_n, data_in, wr_en, rd_en, clk,
output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);

modport MONITOR (input rst_n, data_in, wr_en, rd_en, clk,
data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);

endinterface
```

Test bench code:

```
module FIFO tb(FIFO interface.TEST FIFO IC);
        import shared_pkg::*;
        import trans pkg::*;
        FIFO_transaction trans = new;
8 ▼ initial begin
        test_finished = 0;
        FIF0_IC.rst_n = 0;
        @(negedge FIF0_IC.clk);
        FIFO_IC.rst_n = 1;
        @(negedge FIF0_IC.clk);
        for (int i = 0; i < 10000; i++) begin
            assert(trans.randomize());
            FIF0_IC.rst_n = trans.rst_n;
            FIF0_IC.wr_en = trans.wr_en;
            FIFO_IC.rd_en = trans.rd_en;
            FIFO IC.data in = trans.data in;
            @(negedge FIF0_IC.clk);
        test_finished = 1;
    endmodule
```

Monitor code:

```
module monitor (FIFO_interface.MONITOR FIFO_IC);
   import trans_pkg::*;
import shared_pkg::*;
   FIFO_transaction transaction=new;
   FIFO_scoreboard score=new;
   FIFO_coverage coverage=new;
            @(negedge FIF0_IC.clk);
            transaction.rd en = FIFO IC.rd en;
            transaction.wr_en = FIFO_IC.wr_en;
            transaction.wr_ack = FIFO_IC.wr_ack;
            transaction.full = FIF0_IC.full;
            transaction.empty = FIFO_IC.empty;
            transaction.almostfull = FIFO_IC.almostfull;
            transaction.almostempty = FIFO_IC.almostempty;
            transaction.overflow = FIFO_IC.overflow;
            transaction.underflow = FIF0_IC.underflow;
            transaction.data_in = FIFO_IC.data_in;
            transaction.rst_n = FIF0_IC.rst_n;
            transaction.data_out = FIFO_IC.data_out;
            fork
                    coverage.sample_data(transaction);
                    score.check_data(transaction);
            if (test_finished) begin
                $display("Error count = %0d, correct count = %0d",Error_count, Correct_count);
            end
```

Transaction package:

```
package trans_pkg;
     parameter FIFO_WIDTH = 16;
    parameter FIFO_DEPTH = 8;
    class FIFO_transaction;
         rand logic [FIFO_WIDTH-1:0] data_in;
         logic clk;
         rand logic rst_n, wr_en, rd_en;
         logic [FIFO_WIDTH-1:0] data_out;
         logic wr_ack, overflow;
         logic full, empty, almostfull, almostempty, underflow;
         int RD_EN_ON_DIST, WR_EN_ON_DIST;
         function new(int x = 30, int y = 70);
             RD_EN_ON_DIST = x;
             WR_EN_ON_DIST = y;
         endfunction
         constraint A {rst_n dist {1:/90, 0:/10};}
         constraint B {wr_en dist {1:/WR_EN_ON_DIST, 0:/100-WR_EN_ON_DIST};}
constraint C {rd_en dist {1:/RD_EN_ON_DIST, 0:/100-RD_EN_ON_DIST};}
endpackage : trans_pkg
```

Coverage package:

```
package coverage_pkg;
    import trans_pkg::*;
    class FIFO_coverage;
        FIFO_transaction F_cvg_txn;
         covergroup cg;
             cross_0: cross F_cvg_txn.wr_en, F_cvg_txn.rd_en, F_cvg_txn.wr_ack;
             cross_1: cross F_cvg_txn.wr_en, F_cvg_txn.rd_en, F_cvg_txn.overflow;
            cross_2: cross F_cvg_txn.wr_en, F_cvg_txn.rd_en, F_cvg_txn.full;
cross_3: cross F_cvg_txn.wr_en, F_cvg_txn.rd_en, F_cvg_txn.empty;
             cross_4: cross F_cvg_txn.wr_en, F_cvg_txn.rd_en, F_cvg_txn.almostfull;
             cross_5: cross F_cvg_txn.wr_en, F_cvg_txn.rd_en, F_cvg_txn.almostempty;
             cross_6: cross F_cvg_txn.wr_en, F_cvg_txn.rd_en, F_cvg_txn.underflow;
        endgroup
        function void sample_data(FIFO_transaction F_txn);
    F_cvg_txn = F_txn;
             cg.sample();
         endfunction
         function new();
             cg=new();
         endfunction
    endclass
endpackage : coverage_pkg
```

Scoreboard package:

```
package scoreboard_pkg;
               import trans_pkg::*;
import shared_pkg::*;
               logic [FIFO_WIDTH-1:0] fifo_queue[$];
              class FIFO_scoreboard;
    logic [FIFO_WIDTH-1:0] data_out_ref;
                    Logic wr_ack_ref;

Logic [2:0] wr_ptr, rd_ptr;

Logic [3:0] fifo_count;

Logic full_ref;
                     logic empty_ref;
                     function void check_data(input FIFO_transaction F_txn );
                          reference_model(F_txn);
if (data_out_ref != F_txn.data_out) begin
$\$display("Error with data_out_ref = %0d and F_txn.data_out = %0d", data_out_ref,F_txn.data_out);
                                Error_count++;
                                Correct_count++;
                                $display("correct with data_out_ref = %0d and F_txn.data_out = %0d", data_out_ref,F_txn.data_out);
26
27
28
                     function reference_model(input FIF0_transaction F_txn);
                          if (!F_txn.rst_n) begin
   fifo_queue <= {};
   fifo_count <= 0;</pre>
                                if (F_txn.wr_en && fifo_count < FIFO_DEPTH) begin
                                      fifo_queue.push_back(F_txn.data_in);
fifo_count <= fifo_queue.size();</pre>
                                if (F_txn.rd_en && fifo_count != 0) begin
  data_out_ref <= fifo_queue.pop_front();
  fifo_count <= fifo_queue.size();</pre>
                          full_ref = (fifo_count == FIFO_DEPTH);
                          empty_ref = (fifo_count == 0);
         endpackage : scoreboard_pkg
```

Shared package:

```
package shared_pkg;

int Error_count, Correct_count;


bit test_finished;


endpackage
```

Do file:

```
vlib work
vlog interface.sv pkg_trans.sv pkg_coverage.sv pkg_scoreboard.sv shared_pkg.sv FIFO.sv monitor.sv FIFO_tb.sv top.sv +cover -covercells
vsim -voptargs=+acc work.top -cover
add wave *
coverage save top.ucdb -onexit
run -all
```

Coverage report:





Assertions					20000						
Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads ATV	Assertion Expression
▲ /top/tb/#anonblk#182146786#16#4#/#ublk#182146786#16	Immediate	SVA	on	0	1	-	-	-	-	off	assert (randomize())
<u>-</u> /top/DUT/A_count_wr	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IC.dk) di
<u>+</u> ▲ /top/DUT/A_count_rd	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IC.dk) di
<u>+</u> - ▲ /top/DUT/A_w_ack	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IC.dk) di
<u>+</u> _▲ /top/DUT/A_full	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IC.dk) (c.
<u>+</u> _▲ /top/DUT/A_empty	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IC.dk) (c.
<u>+</u> _▲ /top/DUT/A_almostfull	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IC.dk) (c.
<u> </u>	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IC.dk) (c.
<u>+</u> _▲ /top/DUT/A_underflow	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IC.dk) di
<u>+</u> _▲ /top/DUT/A_overflow	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IC.dk) di
<u>-</u>	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IC.dk) co.
<u>-</u>	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IC.dk) wr
<u>-</u>	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_IC.dk) rd.
<u></u> → /top/DUT/p_wr_ptr_reset	Immediate	SVA	on	0	1	-	-	-	-	off	assert (wr_ptr==0)
<u></u> →	Immediate	SVA	on	0	1	-	-	-	-	off	assert (rd_ptr==0)
<u></u>	Immediate	SVA	on	0	1	-	-			off	assert (count==0)

A Cover Directives														
▼ Name La	anguage	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
/top/DUT/C_count SV	VA	1	Off	3487	1	Unli	1	100%		-	0	0	0 ns	0
▲ /top/DUT/C_count SV	VA	1	Off	630	1	Unli	1	100%		1	0	0	0 ns	0
/top/DUT/C_w_ack SV	VA	1	Off	5001	1	Unli	1	100%		•	0	0	0 ns	0
↓ /top/DUT/C_full SV	VA	1	Off	998	1	Unli	1	100%		-	0	0	0 ns	0
/top/DUT/C_empty SV	VA	1	Off	2368	1	Unli	1	100%		-	0	0	0 ns	0
/top/DUT/C_almost SV	VA	1	Off	903	1	Unli	1	100%		-	0	0	0 ns	0
/top/DUT/C_almost SV	VA	1	Off	1513	1	Unli	1	100%		•	0	0	0 ns	0
/top/DUT/C_underf SV	VA	1	Off	365	1	Unli	1	100%		•	0	0	0 ns	0
/top/DUT/C_overfl SV	VA	1	Off	619	1	Unli	1	100%		-	0	0	0 ns	0
/top/DUT/C_count SV	VA	1	Off	10002	1	Unli	1	100%		-	0	0	0 ns	0
/top/DUT/C_wr_ptr SV	VA	1	Off	10002	1	Unli	1	100%		1	0	0	0 ns	0
/top/DUT/C_rd_ptr SV	VA	1	Off	10002	1	Unli	1	100%		•	0	0	0 ns	0
/top/DUT/c_wr_ptr SV	VA	1	Off	951	1	Unli	1	100%		/	0	0	0 ns	0
/top/DUT/c_rd_ptr SV	VA	1	Off	1134	1	Unli	1	100%		-	0	0	0 ns	0
/top/DUT/c_count SV	VA	1	Off	912	1	Unli	1	100%		1	0	0	0 ns	0

=== Instance: /top/DUT										
=== Design Unit: wor										
=======================================		======								
Assertion Coverage:										
Assertions		15	15	0	100.00%					
Name	File(Line)			Failure						
				Count	Count					
/top/DUT/A_count_wr				0	1					
/top/DUT/A_count_rd	FIF0.sv(152)			0	1					
/top/DUT/A_w_ack	FIF0.sv(157)			0	1					
/top/DUT/A_w_ack /top/DUT/A_full	FIF0.sv(162)			0	1					
/top/DUT/A_empty	FIF0.sv(167)			0	1					
/top/DUT/A almostful										
	FIF0.sv(172)			0	1					
/top/DUT/A_almostemp										
,, ·	FIF0.sv(177)			0	1					
/top/DUT/A underflow				0	1					
/top/DUT/A overflow				9	1					
/top/DUT/A count che				ŭ	_					
/ cop/ bo // A_counte_cite	FIF0.sv(192)			0	1					
/top/DUT/A wr ptr ch				v	-					
/ cop/bol/A_wi_bci_cii	FIF0.sv(197)			0	1					
/top/DUT/A rd ptr ch					1					
/ cop/bot/A ru btr ch	FIF0.sv(202)			0	1					
/top/DUT/p wr ptr re					1					
/ cop/boi/p_wr_btr_re				0	1					
/h-= /DIT/	FIF0.sv(208)			0	1					
/top/DUT/p_rd_ptr_re					4					
the DUT to sever	FIF0.sv(211)			0	1					
/top/DUT/p_count_res										
5 1.5	FIF0.sv(214)			0	1					
Branch Coverage:										
Enabled Coverage		Bins	Hits	Misses	Coverage					
Branches		29	29	0	100.00%					

Branch Coverage: Enabled Coverage	Bins	Hits	Misses	Coverage
	DILIZ	HILLS	H12262	coverage
Branches	29	29	0	100.00%

Directive Coverage: Directives	15	1	5	0	100.00%	
DIRECTIVE COVERAGE:						
Name		Design Unit	Design UnitType		; File(Line)	Hits Status
/top/DUT/C_count_wr /top/DUT/C_count_rd /top/DUT/C_w_ack /top/DUT/C_full /top/DUT/C_empty /top/DUT/C_almostfull /top/DUT/C_almostempty /top/DUT/C_ounderflow /top/DUT/C_overflow /top/DUT/C_count_check /top/DUT/C_wr_ptr_check /top/DUT/C_rd_ptr_check /top/DUT/C_rd_ptr_reset /top/DUT/C_rd_ptr_reset /top/DUT/C_count_reset /top/DUT/C_count_reset Statement Coverage:		FIFO FIFO FIFO FIFO FIFO FIFO FIFO FIFO	Verilog Verilog Verilog Verilog Verilog Verilog Verilog Verilog Verilog Verilog Verilog Verilog Verilog Verilog Verilog Verilog Verilog	SVA SVA SVA SVA SVA SVA SVA SVA SVA SVA	FIFO.sv(158) FIFO.sv(163) FIFO.sv(168) FIFO.sv(173) FIFO.sv(178) FIFO.sv(183) FIFO.sv(193) FIFO.sv(193) FIFO.sv(198) FIFO.sv(203) FIFO.sv(209) FIFO.sv(212) FIFO.sv(215)	3487 Covered 630 Covered 5001 Covered 998 Covered 2368 Covered 903 Covered 1513 Covered 365 Covered 10002 Covered 10002 Covered 10002 Covered 10002 Covered 1134 Covered 912 Covered
Enabled Coverage	Bins	Hit			overage	
Statements	25 Statemen	2: nt Detai		0	100.00%	====


Toggle Coverage: Enabled Coverage	Bins	Hits	Misses	Coverage
Toggles	20	20	0	100.00%
=======================================	====Toggle Det	tails====	=======	=======================================


Cavangnaun Cavanaga					
Covergroup Coverage:					
Covergroups	1	na	na	100.00%	
Coverpoints/Crosses	28	na	na	na	
Covergroup Bins	98	98	0	100.00%	

bin <auto[0],aut< th=""><th>to[0],auto[0]></th><th></th><th>26</th><th>108</th><th>1</th><th>-</th><th>Cov</th></auto[0],aut<>	to[0],auto[0]>		26	108	1	-	Cov
Enabled Coverage	Bins	Hits	Misses	Coverage			
Statements	3	3	0	100.00%			

TOTAL COVERGROUP COV	ERAGE: 100.00%	COVER	GROUP 1	TYPES: 1				
DIRECTIVE COVERAGE:								
Name			Design Unit	Design UnitType	Lang	File(Line)	Hits Sta	tus
/top/DUT/C_count_wr			FIFO	Verilog	SVA	FIF0.sv(148)	3487 Cov	ered
/top/DUT/C count rd			FIFO			FIFO.sv(153)		
/top/DUT/C w ack			FIFO			FIFO.sv(158)		
/top/DUT/C_full			FIFO			FIF0.sv(163)		
/top/DUT/C_empty			FIFO	_		FIF0.sv(168)		
/top/DUT/C almostful	1		FIFO	Verilog			903 Cov	
/top/DUT/C_almostemp			FIFO	Verilog				
/top/DUT/C underflow			FIFO	Verilog			365 Cov	
/top/DUT/C overflow				Verilog			619 Cov	
/top/DUT/C count che	ck		FIF0	Verilog			10002 Co	vered
/top/DUT/C wr ptr che			FIF0			FIF0.sv(198)	10002 Co	
/top/DUT/C rd ptr che						FIF0.sv(203)	10002 Co	
/top/DUT/c wr ptr re				Verilog				
/top/DUT/c rd ptr re			FIF0	Verilog	SVA	FIF0.sv(212)		ered
/top/DUT/c_count_res			FIFO			FIF0.sv(215)		
TOTAL DIRECTIVE COVE	RAGE: 100.00%	COVERS	: 15					
ASSERTION RESULTS:								
Name	File(Line)			Failure		Pass		
Name	riie(tine)			Count		Count		
				counc		Count		
/top/tb/#anonblk#182	146786#16#4#/##	h]k#18	2146786	5#16/imme	1 18			
, сор, со, жаноновижие	FIFO tb.sv(18)				a	1		
/top/DUT/A_count_wr	_ , ,				9	1		
/top/DUT/A count rd					9	1		
/top/DUT/A w ack	FIF0.sv(157)				9	1		
/top/DUT/A full	FIF0.sv(162)				9	1		
/top/DUT/A empty	FIF0.sv(167)				9	1		
/top/DUT/A almostful								
	FIF0.sv(172)			(3	1		
/top/DUT/A almostemp								
	FIF0.sv(177)			(9	1		
/top/DUT/A underflow	FIF0.sv(182)			(9	1		
/top/DUT/A overflow				(9	1		
/top/DUT/A count che	ck ` ´							
	FIF0.sv(192)			(3	1		
/top/DUT/A_wr_ptr_che	eck							
	FIF0.sv(197)			(9	1		
/top/DUT/A_rd_ptr_che	eck							
	FIF0.sv(202)			(3	1		
/top/DUT/p_wr_ptr_re	set							
	FIF0.sv(208)			(3	1		
/top/DUT/p_rd_ptr_re	set							
	FIF0.sv(211)			(9	1		
/top/DUT/p_count_res								
	FIF0.sv(214)			(3	1		

Simulations:





```
correct with data out ref = 42592 and F_txn.data out = 42592
# correct with data out ref = 42592 and F txn.data out = 42592
correct with data_out_ref = 42592 and F_txn.data_out = 42592
correct with data out ref = 42592 and F txn.data out = 42592
correct with data_out_ref = 42592 and F txn.data out = 42592
# correct with data out ref = 42592 and F txn.data out = 42592
correct with data_out_ref = 29129 and F txn.data out = 29129
correct with data out ref = 29129 and F txn.data out = 29129
correct with data out ref = 4439 and F txn.data out = 4439
# correct with data_out_ref = 4439 and F_txn.data_out = 4439
# correct with data_out_ref = 4439 and F_txn.data_out = 4439
correct with data_out_ref = 4439 and F_txn.data_out = 4439
# correct with data out ref = 4439 and F txn.data out = 4439
correct with data out ref = 51761 and F txn.data out = 51761
correct with data out_ref = 51761 and F txn.data out = 51761
correct with data out ref = 60277 and F txn.data out = 60277
correct with data_out_ref = 60277 and F_txn.data_out = 60277
correct with data out_ref = 60277 and F txn.data out = 60277
correct with data out ref = 60277 and F txn.data out = 60277
correct with data_out_ref = 60277 and F_txn.data_out = 60277
correct with data out ref = 60277 and F txn.data out = 60277
correct with data out ref = 60277 and F txn.data out = 60277
correct with data out ref = 5780 and F txn.data out = 5780
# correct with data out ref = 5780 and F txn.data out = 5780
correct with data_out_ref = 5780 and F_txn.data_out = 5780
correct with data_out_ref = 5780 and F_txn.data_out = 5780
correct with data_out_ref = 5780 and F txn.data out = 5780
# correct with data out ref = 5780 and F txn.data out = 5780
correct with data_out_ref = 5780 and F txn.data_out = 5780
correct with data out ref = 7085 and F txn.data out = 7085
correct with data out ref = 7085 and F txn.data out = 7085
correct with data out ref = 7085 and F txn.data out = 7085
Error count = 0, correct count = 10002
```