FIFO

[Verification project using UVM]

By: Mina Ehab

[under the superviser of Eng.kareem waseem]

Contents

Introduction:	3
What is a FIFO and How it works?	3
Basic Operation:	3
First-In, First-Out Principle:	3
Explanation of our UVM Environment	3
Bugs report:	3
Design code:	4
UVM structure:	5
Verification plan:	5
UVM Codes	6
Top:	6
Interface:	7
Configuration:	7
Test:	8
Environment:	9
Agent:	10
Driver:	11
	11
Monitor:	12
Sequence Item:	13
Sequencer:	13
Reset sequence:	14
Write only sequence:	15
Read only sequence:	15
Main Sequence:	16
Scoreboard:	16
Coverage collector:	17
SVA:	18
Shared package:	19
Do:	20
File:	20
Code & Functional coverages:	21

	Sequential domain coverage report:	21
	Code coverage:	22
	Functional coverage:	
	nulations:	
	Write only sequence:	23
	Read only sequence:	23
М	ain sequence:	24
	Transcripts:	
	·	

Introduction:

What is a FIFO and How it works?

Basic Operation:

- A FIFO has two primary operations: write (enqueue) and read (dequeue).
- Data is written into the FIFO using a **write pointer**, which points to the next available location in memory.
- Data is read out from the FIFO using a **read pointer**, which points to the next location where data should be read.
- The data is stored in sequential order, meaning the order in which it was written is the order in which it will be read.

First-In, First-Out Principle:

- The first data written to the FIFO is the first to be read, ensuring that no data is skipped or read out of order.
- Think of a FIFO as a pipeline: whatever goes in first comes out first.

Explanation of our UVM Environment

- **Sequences** in the top module generate transactions.
- **uvm_sequencer** sends transactions to the **uvm_driver**, which drives the stimulus to the DUT using the **virtual interface**.
- The **uvm_monitor** listens to the DUT's outputs through the same virtual interface.
- The captured data is sent to the **uvm_scoreboard** for verification, and coverage is collected by the **coverage collector**.
- All components work together to ensure the DUT behaves as expected and that all test scenarios are covered.

Bugs report:

- Overflow, underflow and wr_ack signals were zeroed at reset asserting.
- Underflow was modified to be sequential instead of combinational as specs.
- If condition was added to handle count behavior in case of write and reading together.
- Almostfull was modified to be high if count = FIFO Depth − 1.

Design code:

```
module FIFO(FIFO_if.DUT FIFO_Vif);
localparam max_fifo_addr = $clog2(FIFO_Vif.FIFO_DEPTH);
reg [FIF0_Vif.FIF0_WIDTH-1:0] mem [FIF0_Vif.FIF0_DEPTH-1:0];
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count;
always @(posedge FIFO_Vif.clk or negedge FIFO_Vif.rst_n) begin
   if (!FIFO_Vif.rst_n) begin
         wr_ptr <= 0;
         FIFO_Vif.overflow<=0;
         FIFO_Vif.wr_ack<=0;
    else if (FIFO_Vif.wr_en && count < FIFO_Vif.FIFO_DEPTH) begin
        mem[wr_ptr] <= FIFO_Vif.data_in;
FIFO_Vif.wr_ack <= 1;
         wr_ptr <= wr_ptr + 1;
        FIFO_Vif.wr_ack <= 0;
if (FIFO_Vif.full & FIFO_Vif.wr_en)
             FIFO_Vif.overflow <= 1;
              FIFO_Vif.overflow <= 0;</pre>
always @(posedge FIFO_Vif.clk or negedge FIFO_Vif.rst_n) begin
    if (!FIFO_Vif.rst_n) begin
         `rd_ptr <= 0;
         FIFO_Vif.underflow<=0;
    else if (FIFO_Vif.rd_en && count != 0) begin
         FIFO_Vif.data_out <= mem[rd_ptr];</pre>
         rd_ptr <= rd_ptr + <u>1</u>;
        if (FIFO_Vif.empty && FIFO_Vif.rd_en)begin
             FIFO_Vif.underflow <= 1;</pre>
             FIFO_Vif.underflow <= 0; // underflow was modified to be sequential instead of combinational
```

```
always @(posedge FIFO_Vif.clk or negedge FIFO_Vif.rst_n) begin

if (|FIFO_Vif.rst_n) begin

count <= 0;

end

else begin

if ((|FIFO_Vif.wr_en, FIFO_Vif.rd_en) == 2'b10) && |FIFO_Vif.full)

count <= count <= 1;

else if ((|FIFO_Vif.wr_en, FIFO_Vif.rd_en) == 2'b11) begin // if condition was added to handle if the wr_en , rd_en are asserted at the same time

if (FIFO_Vif.full) begin

count <= count <= 1;

end

else if (FIFO_Vif.empty) begin

count <= count <= 1;

end

end

end

end

end

end

end

fifore FIFO_Vif.full = (count == FIFO_Vif.FIFO_DEPTH)? 1 : 0;


assign FIFO_Vif.almostvull = (count == FIFO_Vif.FIFO_DEPTH-1)? 1 : 0;

assign FIFO_Vif.almostvull = (count == FIFO_Vif.FIFO_DEPTH-1)? 1 : 0; // corrected to be -1 instead of -2

assign FIFO_Vif.almostvull = (count == FIFO_Vif.FIFO_DEPTH-1)? 1 : 0;

endmodule
```

UVM structure:



Verification plan:

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	When the reset is asserted, the output data_out value should be low	Directed at the start of the sim, then randomized with constraint that drive the reset to be off most of the simulation time.	-	Immediate assertion to check the async reset functionality
FIFO_2	When wr_en is asserted and full is low wr_ack should be high	Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time		Concurrent assertion to check for it
FIFO_3	When wr_en is asserted and full is high then overflow should be high	Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time		Concurrent assertion to check for it
FIFO_4	When count is equal to FIFO depth, full value should be high	Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time		Concurrent assertion to check for it
FIFO_5	When count is equal to zero, empty value should be high	Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time		Concurrent assertion to check for it
FIFO_6	When count is equal to FIFO depth -1, almostfull value should be high	Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time		Concurrent assertion to check for it
FIFO_7	When count is equal to 1, almostempty value should be high	Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time	Cover all combination values of rd_en , wr_en and almostempty	Concurrent assertion to check for it

		When rd_en is asserted and empty is high then underflow	Randomization under constraints on the	Cover all combination values of rd_en ,	Concurrent assertion to check for it
	FIFO 8	should be high	wr_en signal to be on 70% of the time	wr_en and underflow	
	1110_0		and on the rd_en signal to be off 70%		
9			of the time		
		According to the given inputs the data_out should be correct	Randomization under constraints on the		Check data function with reference model function to check the
	FIFO 9		wr_en signal to be on 70% of the time		data_out
	FIFO_9		and on the rd_en signal to be off 70%		
10			of the time		
	FIFO 10	Asserting write sequence	Directed during the simulation		concurrenct assertion to check for the wr_ack, overflow and full
11	FIFO_IO				signals
12	FIFO_11	Asserting Read sequence	Directed during the simulation		Refernce function to check for the output data in the scoreboard
		Asserting the Main sequence and According to the given	Randomization under constraints on the		Refernce function to check for the output data in the scoreboard
	FIFO 12	inputs the data_out should be correct	wr_en signal to be on 70% of the time		
	FIFU_IZ		and on the rd_en signal to be off 70%		
13			of the time		
14	FIFO 13				

UVM Codes

Top:

```
import FIFO_test_pkg::*;
import FIFO_env_pkg::*;
import uvm_pkg::*;
import FIFO_env_pkg::*;
interest.env_pkg::*;
interest.env_pkg
```

Interface:

Configuration:

Test:

```
package FIFO_test_pkg;
    import FIFO_rd_wr_sequence_pkg::*;
import FIFO_reset_sequence_pkg::*;
    import uvm_pkg::*;
`include "uvm_macros.svh"
    class FIFO_test extends uvm_test ;
         `uvm_component_utils(FIFO_test)
        FIF0_config FIF0_cfg;
        virtual FIFO\_if FIFO\_Vif;
        FIFO_reset_sequence reset_seq;
        FIFO_rd_wr_sequence rd_wr_seq;
        FIF0_read_sequence read_seq;
        FIFO_write_sequence write_seq;
        function new(string name = "FIFO_test", uvm_component parent = null);
             super.new(name,parent);
        function void build_phase(uvm_phase phase);
             super.build_phase(phase);
             env = FIF0_env::type_id::create("env",this);
             reset_seq = FIF0_reset_sequence::type_id::create("reset_seq");
             rd_wr_seq = FIF0_rd_wr_sequence::type_id::create("rd_wr_seq");
             read_seq = FIFO_read_sequence::type_id::create("read_seq");
write_seq = FIFO_write_sequence::type_id::create("write_seq");
             if (!uvm_config_db #(virtual FIF0_if)::get(this,"","FIF0_Vif",FIF0_cfg.FIF0_Vif)) begin
                            uvm_fatal("build_phase", "Test - unable to get the virtual interface");
             uvm_config_db #(FIFO_config)::set(this,"*","CFG",FIFO_cfg);
```

```
task run_phase(uvm_phase phase);
super.run_phase(phase);
phase.raise_objection(this);

reset_seq.start(env.agt.sqr);
uvm_info("run_phase","Reset asserted", UVM_LOW)

repeat(100)begin

write_seq.start(env.agt.sqr);
vvm_info("run_phase","write only asserted", UVM_LOW)

read_seq.start(env.agt.sqr);
vvm_info("run_phase","Read only asserted", UVM_LOW)

read_seq.start(env.agt.sqr);
vvm_info("run_phase","Read only asserted", UVM_LOW)

end

rd_wr_seq.start(env.agt.sqr);
vum_info("run_phase","Stimulus generation started", UVM_LOW)

phase.drop_objection(this);
endclass
endpackage
```

Environment:

```
package FIFO_env_pkg;
    import FIFO_agent_pkg::*;
    import FIFO_scoreboard_pkg::*;
    import FIFO_coverage_pkg::*;
    import uvm_pkg::*;
    `include "uvm_macros.svh"
    class FIFO_env extends uvm_env ;
        `uvm_component_utils(FIFO_env)
        FIFO_agent agt;
        FIFO scoreboard sb;
       FIFO_coverage cov;
        function new(string name = "FIFO_env", uvm_component parent = null);
            super.new(name,parent);
        endfunction
        function void build_phase(uvm_phase phase);
            super.build_phase(phase);
            agt=FIF0_agent::type_id::create("agt",this);
            sb=FIF0_scoreboard::type_id::create("sb",this);
            cov=FIF0_coverage::type_id::create("cov",this);
        endfunction
        function void connect_phase(uvm_phase phase);
            super.connect_phase(phase);
            agt.agt_ap.connect(sb.sb_export);
            agt.agt_ap.connect(cov.cov_export);
        endfunction : connect_phase
    endclass
endpackage
```

Agent:

```
package FIFO_agent_pkg;
    import MySequencer_pkg::*;
    import FIFO_config_pkg::*;
    import uvm pkg::*;
    `include "uvm_macros.svh"
    class FIFO_agent extends uvm_agent ;
         uvm_component_utils(FIFO_agent)
       MySequencer sqr;
        FIFO_driver drv;
        FIFO monitor mon;
        FIFO_config FIFO_cfg;
        uvm_analysis_port #(FIFO_sequence_item) agt_ap;
        function new(string name = "FIFO_agent", uvm_component parent = null);
        super.new(name,parent); endfunction
        function void build_phase(uvm_phase phase);
            super.build_phase(phase);
            sqr = MySequencer::type_id::create("sqr",this);
            mon = FIFO_monitor::type_id::create("mon",this);
            agt_ap =new("agt_ap",this);
            if (!uvm_config_db #(FIFO_config)::get(this,"","CFG",FIFO_cfg)) begin
                 'uvm_fatal("build_phase","Driver - unable to get configuration object");
        endfunction : build_phase
        function void connect_phase(uvm_phase phase);
            super.connect_phase(phase);
            drv.seq_item_port.connect(sqr.seq_item_export);
            drv.FIF0_Vif=FIF0_cfg.FIF0_Vif;
            mon.FIF0_Vif=FIF0_cfg.FIF0_Vif;
            mon.mon_ap.connect(agt_ap);
        endfunction : connect_phase
   endclass
```

Driver:

```
package FIFO_driver_pkg;
    `include "uvm macros.svh"
    class FIFO_driver extends uvm_driver #(FIFO_sequence_item);
         `uvm_component_utils(FIFO_driver);
        virtual FIFO_if FIFO_Vif;
FIFO_sequence_item stim_seq_item;
        function new(string name = "FIFO_driver", uvm_component parent = null);
            super.new(name,parent);
        endfunction
        task run_phase(uvm_phase phase);
            super.run phase (phase);
                stim_seq_item=FIFO_sequence_item::type_id::create("stim_seq_item");
                 seq_item_port.get_next_item(stim_seq_item);
                 FIFO_Vif.rst_n=stim_seq_item.rst_n;
                 FIFO_Vif.data_in=stim_seq_item.data_in;
                 FIFO_Vif.wr_en=stim_seq_item.wr_en;
                 FIFO_Vif.rd_en=stim_seq_item.rd_en;
                 @(negedge FIFO_Vif.clk);
seq_item_port.item_done();
                 `uvm_info("run_phase",stim_seq_item.convert2string_stimulus(), UVM_HIGH)
```

Monitor:

```
package FIFO_monitor_pkg;
    import FIFO_shared_pkg::*;
    import uvm_pkg::*;
include "uvm_macros.svh"
         `uvm_component_utils(FIFO_monitor);
        virtual FIFO_if FIFO_Vif;
        FIFO_sequence_item rsp_seq_item;
        uvm analysis port #(FIFO sequence item) mon ap;
         function new(string name = "FIFO_monitor", uvm_component parent = null);
             super.new(name,parent);
         function void build_phase (uvm_phase phase);
             super.build_phase(phase);
mon_ap = new("mon_ap",this);
        task run_phase(uvm_phase phase);
             super.run_phase (phase);
                 rsp_seq_item = FIF0_sequence_item::type_id::create("rsp_seq_item");
                 @(negedge FIF0_Vif.clk);
@(posedge FIF0_Vif.clk);
                 rsp_seq_item.rst_n=FIF0_Vif.rst_n;
                 rsp_seq_item.rd_en=FIFO_Vif.rd_en;
rsp_seq_item.wr_en=FIFO_Vif.wr_en;
                 rsp_seq_item.data_in=FIFO_Vif.data_in;
                 rsp_seq_item.overflow=FIFO_Vif.overflow;
                 rsp_seq_item.underflow=FIFO_Vif.underflow;
                 rsp_seq_item.full=FIFO_Vif.full;
                 rsp_seq_item.empty=FIF0_Vif.empty;
                 rsp_seq_item.wr_ack=FIF0_Vif.wr_ack;
                 rsp_seq_item.almostfull=FIFO_Vif.almostfull;
                 rsp_seq_item.almostempty=FIFO_Vif.almostempty;
                 rsp_seq_item.data_out=FIFO_Vif.data_out;
                 mon_ap.write(rsp_seq_item);
                  uvm_info("run_phase",rsp_seq_item.convert2string_stimulus(), UVM_HIGH)
```

Sequence Item:

```
package FIFO_sequence_item_pkg;

import FIFO_shored_pkg::;

import FIFO_shored_pkg::;

import FIFO_sequence_item extends sum_sequence_item;

class FIFO_sequence_item extends sum_sequence_item;

mand_logic_ret_utis[FIFO_sequence_item];

and_logic_ret_n, wr_en, od_en;

logic_fIFO_MIDIH-1:0] data_in;

and_logic_ret_n, wr_en, od_en;

logic_fIFO_MIDIH-1:0] data_out;

logic_fill_empty, almostfull, almostempty, underflow;

constraint A [rst_n dist {1:/90, 0:/10];}

constraint A [rst_n dist {1:/90, 0:/30];}

constraint C {rd_en_dist {1:/70, 0:/30];}

constraint C {rd_en_dist {1:/70, 0:/70];}

function new(string name = "FIFO_sequence_item");

super_new(name);

andfunction

function string convert2string();

return $s_formotf("%s rst_n_rand = 0b%0b, data_in = 0b%0b, wr_en = 0b%0b, data_out = 0b%0b, underflow = 0b%0b",

super_convert2string(); rst_n_data_in, wr_en, rd_en, data_out, wr_ack, overflow, full

, empty, almostfull, almostempty, underflow);

endfunction : convert2string_stimulus();

return $s_formotf("%s rst_n_rand = 0b%0b, data_in = 0b%0b, wr_en = 0b%0b, rd_en = 0b%0b",

super.convert2string(), rst_n_data_in, wr_en, rd_en);

endclass

endpackage

endpackage
```

Sequencer:

```
package MySequencer_pkg;
import FIFO_sequence_item_pkg::*;

import uvm_pkg::*;

include "uvm_macros.svh"

class MySequencer extends uvm_sequencer #(FIFO_sequence_item);

uvm_component_utils(MySequencer)

function new(string name = "MySequencer", uvm_component parent = null);

super.new(name,parent);
endfunction

endclass : MySequencer
endpackage : MySequencer_pkg
```

Reset sequence:

```
package FIF0_reset_sequence_pkg;
    import uvm_pkg::*;
    import FIFO_sequence_item_pkg::*;
    import FIFO_shared_pkg::*;
   `include "uvm macros.svh"
    class FIFO_reset_sequence extends uvm_sequence #(FIFO_sequence_item) ;
        `uvm_object_utils(FIFO_reset_sequence)
        FIFO_sequence_item seq_item;
        function new(string name = "FIFO_reset_sequence");
            super.new(name);
        endfunction
        task body;
            seq_item = FIFO_sequence_item::type_id::create("seq_item");
            start_item(seq_item);
            seq_item.rst_n=0;
            seq_item.wr_en=0;
            seq_item.rd_en=0;
            seq_item.data_in=0;
            finish_item(seq_item);
        endtask : body
    endclass
endpackage
```

Write only sequence:

```
package FIFO_write_sequence_pkg;
    import uvm_pkg::*;
    import FIFO_sequence_item_pkg::*;
    `include "uvm_macros.svh"
    class FIFO_write_sequence extends uvm_sequence #(FIFO_sequence_item) ;
        `uvm_object_utils(FIFO_write_sequence)
        FIFO_sequence_item seq_item;
        function new(string name = "FIF0_write_sequence");
            super.new(name);
        endfunction
        task body;
            repeat(10)begin
                seq_item=FIFO_sequence_item::type_id::create("seq_item");
                start_item(seq_item);
                seq_item.rst_n=1;
                seq_item.wr_en=1;
                seq_item.rd_en=0;
                seq_item.data_in=$random;
                finish_item(seq_item);
            end
        endtask : body
    endclass
endpackage
```

Read only sequence:

```
package FIFO_read_sequence_pkg;
    import uvm_pkg::*;
    import FIFO_sequence_item_pkg::*;
    `include "uvm macros.svh"
    class FIFO_read_sequence extends uvm_sequence #(FIFO_sequence_item) ;
        `uvm_object_utils(FIFO_read_sequence)
        FIFO_sequence_item seq_item;
        function new(string name = "FIFO_read_sequence");
            super.new(name);
        endfunction
            repeat(10) begin
                seq_item=FIF0_sequence_item::type_id::create("seq_item");
                start_item(seq_item);
                seq_item.rst_n=1;
                seq_item.wr_en=0;
                seq_item.rd_en=1;
                seq_item.data_in=0;
                finish_item(seq_item);
            end
        endtask : body
   endclass
endpackage
```

Main Sequence:

```
package FIFO_rd_wr_sequence_pkg;
    import FIFO_sequence_item_pkg::*;
    `include "uvm_macros.svh"
   class FIFO_rd_wr_sequence extends uvm_sequence #(FIFO_sequence_item) ;
        `uvm_object_utils(FIFO_rd_wr_sequence)
        FIFO_sequence_item seq_item;
        function new(string name = "FIFO_rd_wr_sequence");
            super.new(name);
        endfunction
            repeat(10 000) begin
                seq_item=FIF0_sequence_item::type_id::create("seq_item");
                start_item(seq_item);
                assert(seq_item.randomize());
                finish_item(seq_item);
        endtask : body
   endclass
```

Scoreboard:

```
package FIFO_scoreboard_pkg;
    import uvm_pkg::*;
    `include "uvm_macros.svh"
    class FIFO scoreboard extends uvm scoreboard;
        `uvm component utils(FIFO scoreboard)
        uvm analysis export #(FIFO sequence item) sb export;
        uvm_tlm_analysis_fifo #(FIFO_sequence_item) sb_fifo;
        FIFO_sequence_item seq_item_sb;
        logic [FIFO_WIDTH-1:0] fifo_queue[$];
logic [FIFO_WIDTH-1:0] data_out_ref;
        logic [3:0] fifo_count;
        integer correct_counter=0;
        integer error_counter=0;
        function new(string name = "FIFO_scoreboard", uvm_component parent = null);
            super.new(name,parent);
        endfunction
        function void build_phase(uvm_phase phase);
            super.build_phase(phase);
            sb_export =new("sb_export",this);
            sb_fifo =new("sb_fifo",this);
        endfunction : build_phase
        function void connect_phase(uvm_phase phase);
            super.connect_phase(phase);
            sb_export.connect(sb_fifo.analysis_export);
        endfunction : connect_phase
```

Coverage collector:

```
package FIFO_coverage_pkg;
import wom_pkg;?;
import FIFO_shared_pkg:*;
```

```
function void build phase(uvm phase phase);
                 super.build_phase(phase);
                 cov_export =new("cov_export",this);
                 cov_fifo =new("cov_fifo",this);
             endfunction : build phase
51
52
             function void connect_phase(uvm_phase phase);
                 super.connect_phase(phase);
                 cov_export.connect(cov_fifo.analysis_export);
             endfunction : connect_phase
             task run_phase(uvm_phase phase);
                 super.run_phase(phase);
                 forever begin
                     cov_fifo.get(seq_item_cov);
                     cvr_gp.sample();
             endtask : run_phase
         endclass
     endpackage
```

SVA:

```
module FIFO_SVA (FIFO_HDUT FIFO_VIF);

logic [FIFO_VIF.FIFO_MIDIN-1:0] data_fifo[$];

logic [FIFO_VIF.FIFO_MIDIN-1:0] data_ref;

property p_1;

property p_2;

property p_2;

property p_2;

property p_3;

property p_4;

property p_4;

property p_4;

property p_4;

property p_4;

property p_4;

property p_5;

property p_6;

property p_6;

property p_6;

property p_6;

property p_7;

property p_8;

property p_8
```

```
always @(posedge FIFO_Vif.clk or negedge FIFO_Vif.rst_n) begin
               (!FIFO_Vif.rst_n) begin
                data_fifo <= {};
           end
           else begin
                 if (FIFO_Vif.wr_en && !FIFO_Vif.full) begin
                      data_fifo.push_back(FIFO_Vif.data_in);
                if (FIFO_Vif.rd_en && !FIFO_Vif.empty) begin
                      if (data_fifo.size() > 0) begin
    data_ref <= data_fifo[0];</pre>
                             data_fifo.pop_front();
                      end
                end
           AP: assert property (p_1) else $display("p_1 failed");
          BP: assert property (p_2) else $display("p_2 failed");
CP: assert property (p_3) else $display("p_3 failed");
          DP: assert property (p_4) else $display("p_4 failed");
          EP: assert property (p_5) else $display("p_5 failed");
          FP: assert property (p_6) else $display("p_6 failed");
GP: assert property (p_7) else $display("p_7 failed");
HP: assert property (p_8) else $display("p_8 failed");
           Ac: cover property (p_1) $display("p_1 pass");
          Bc: cover property (p_2)
                                               $display("p_2 pass");
          Cc: cover property (p_3) $display("p_3 pass");
Dc: cover property (p_4) $display("p_4 pass");
Ec: cover property (p_5) $display("p_5 pass");
Fc: cover property (p_6) $display("p_6 pass");
          Gc: cover property (p_7) $display("p_7 pass");
          Hc: cover property (p_8) $display("p_8 pass");
endmodule
```

Shared package:

```
package FIFO_shared_pkg;

parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;

endpackage : FIFO_shared_pkg

7
```

Do:


```
vlib work
vlog -f FIFO_list.txt +cover -covercells
vsim -voptargs=+acc work.top -cover
add wave /top/FIFO_Vif/*
coverage save top.ucdb -onexit
run -all
```

File:

```
FIFO.sv
    FIFO_config_pkg.sv
    FIFO if.sv
  FIFO_main_sequence_pkg.sv
   FIFO_write_sequence_pkg.sv
    FIFO_read_sequence_pkg.sv
    FIFO_reset_sequence_pkg.sv
    FIFO_sequence_item_pkg.sv
    MySequencer_pkg.sv
  FIFO_env_pkg.sv
    FIFO_test_pkg.sv
12 FIFO_driver_pkg.sv
  FIFO_agent_pkg.sv
     FIFO_monitor_pkg.sv
    FIFO_scoreboard_pkg.sv
     FIFO_coverage_pkg.sv
    SVA.sv
     top.sv
```

Code & Functional coverages:

Sequential domain coverage report:



Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Induded	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
/top/DUT/SVA/Ac	SVA	1	Off	2353	1	Unli	1	100%		✓	0	0	0 ns	0
/top/DUT/SVA/Bc	SVA	1	Off	669	1	Unli	1	100%		Ý.	0	0	0 ns	0
/top/DUT/SVA/Cc	SVA	1	Off	1259	1	Unli	1	100%		۱ ۷	0	0	0 ns	0
/top/DUT/SVA/Dc	SVA	1	Off	1065	1	Unli	1	100%		l ∛	0	0	0 ns	0
/top/DUT/SVA/Ec	SVA	1	Off	2390	1	Unli	1	100%		Ĭ ∕	0	0	0 ns	0
/top/DUT/SVA/Fc	SVA	1	Off	846	1	Unli	1	100%		۱ ۷	0	0	0 ns	0
/top/DUT/SVA/Gc	SVA	1	Off	1641	1	Unli	1	100%		Ý.	0	0	0 ns	0
▲ /top/DUT/SVA/Hc	SVA	1	Off	5132	1	Unli	1	100%		Ĭ.	0	0	0 ns	0


DIRECTIVE COVERAGE:						
Name		Design De Unit Un	sign L itType	_ang F:	ile(Line)	Hits Status
/top/DUT/SVA/Ac /top/DUT/SVA/Bc /top/DUT/SVA/Cc /top/DUT/SVA/Dc /top/DUT/SVA/Ec /top/DUT/SVA/Fc /top/DUT/SVA/Hc TOTAL DIRECTIVE COVER	RAGE: 100.00% COVER	FIFO_SVA V FIFO_SVA V FIFO_SVA V FIFO_SVA V FIFO_SVA V FIFO_SVA V FIFO_SVA V	Verilog Verilog Verilog Verilog Verilog Verilog	SVA SVA SVA SVA SVA	SVA.sv(82) SVA.sv(83) SVA.sv(84) SVA.sv(85) SVA.sv(86) SVA.sv(87) SVA.sv(88) SVA.sv(89)	2353 Covered 669 Covered 1259 Covered 1065 Covered 2390 Covered 846 Covered 1641 Covered 5132 Covered
ASSERTION RESULTS:						
Name	File(Line)		Failure Count		Pass Count	
/top/DUT/SVA/AP /top/DUT/SVA/BP /top/DUT/SVA/CP /top/DUT/SVA/DP /top/DUT/SVA/EP /top/DUT/SVA/FP /top/DUT/SVA/GP /top/DUT/SVA/HP /FIFO_rd_wr_sequence	SVA.sv(61) SVA.sv(62) SVA.sv(63) SVA.sv(64) SVA.sv(65) SVA.sv(66) SVA.sv(67) SVA.sv(68) pkg/FIFO rd wr sequ		#ublk#79	991130	1 1 1 1 1 1 1 1 13#15/immed1	8

```
Directive Coverage:
Directives 8 8 0 100.00%

DIRECTIVE COVERAGE:
```


```
Code coverage:
 Statement Coverage:
                                              Hits
     Enabled Coverage
                                   Bins
                                                      Misses Coverage
     Statements
                                                           0 100.00%
                                      27
                                                27
 === Instance: /top/DUT
 === Design Unit: work.FIFO
 Branch Coverage:
                                         Hits Misses Coverage
    Enabled Coverage
                                Bins
                                  27
                                                    0 100.00%
    Branches
 Toggle Coverage:
     Enabled Coverage
                                   Bins
                                            Hits
                                                    Misses Coverage
     Toggles
                                     20
                                              20
                                                         0
                                                             100.00%
```

Functional coverage:




Simulations:


Write only sequence:



Read only sequence:



Main sequence:



Transcripts:



```
# UVM_INFO E:/2nd year/Digital Verification/FIFO_UVM/FIFO_scoreboard_pkg.sv(75) @ 24001: uvm_test_top.env.sb [report_phase] Total correct counts is: 0d12000 # UVM_INFO E:/2nd year/Digital Verification/FIFO_UVM/FIFO_scoreboard_pkg.sv(76) @ 24001: uvm_test_top.env.sb [report_phase] Total error counts is: 0d12000 # UVM_INFO E:/2nd year/Digital Verification/FIFO_UVM/FIFO_scoreboard_pkg.sv(76) @ 24001: uvm_test_top.env.sb [report_phase] Total error counts is: 0d12000 # UVM_INFO E:/2nd year/Digital Verification/FIFO_UVM/FIFO_scoreboard_pkg.sv(76) @ 24001: uvm_test_top.env.sb [report_phase] Total correct counts is: 0d12000 # UVM_INFO E:/2nd year/Digital error counts is: 0d12000 # UVM_INFO E:/2nd year
```