

FIFO

[Verification project using UVM]

By: Mina Ehab

[under the supervisor of Eng.kareem waseem]

Contents

Introduction:	3
What is a FIFO and How it works?	3
Basic Operation:	3
First-In, First-Out Principle:	3
Explanation of our UVM Environment.....	3
Bugs report:	3
Design code:.....	4
UVM structure:	5
Verification plan:.....	5
UVM Codes	6
Top:	6
Interface:.....	7
Configuration:	7
Test:.....	8
Environment:	9
Agent:.....	10
Driver:	11
.....	11
Monitor:.....	12
Sequence Item:	13
Sequencer:	13
Reset sequence:	14
Write only sequence:	15
Read only sequence:	15
Main Sequence:	16
Scoreboard:.....	16
Coverage collector:	17
SVA:	18
Shared package:.....	19
Do:.....	20
File:.....	20
Code & Functional coverages:	21

Sequential domain coverage report:	21
Code coverage:	22
Functional coverage:.....	22
Simulations:.....	23
Write only sequence:	23
Read only sequence:	23
Main sequence:	24
Transcripts:	24

Introduction:

What is a FIFO and How it works?

Basic Operation:

- A FIFO has two primary operations: **write (enqueue)** and **read (dequeue)**.
- Data is written into the FIFO using a **write pointer**, which points to the next available location in memory.
- Data is read out from the FIFO using a **read pointer**, which points to the next location where data should be read.
- The data is stored in sequential order, meaning the order in which it was written is the order in which it will be read.

First-In, First-Out Principle:

- The first data written to the FIFO is the first to be read, ensuring that no data is skipped or read out of order.
- Think of a FIFO as a pipeline: whatever goes in first comes out first.

Explanation of our UVM Environment

- **Sequences** in the top module generate transactions.
- **uvm_sequencer** sends transactions to the **uvm_driver**, which drives the stimulus to the DUT using the **virtual interface**.
- The **uvm_monitor** listens to the DUT's outputs through the same virtual interface.
- The captured data is sent to the **uvm_scoreboard** for verification, and coverage is collected by the **coverage collector**.
- All components work together to ensure the DUT behaves as expected and that all test scenarios are covered.

Bugs report:


- Overflow, underflow and wr_ack signals were zeroed at reset asserting.
- Underflow was modified to be sequential instead of combinational as specs.
- If condition was added to handle count behavior in case of write and reading together.
- Almostfull was modified to be high if count = FIFO Depth – 1.

Design code:

```
1  module FIFO(FIFO_if.DUT FIFO_Vif);
2
3  localparam max_fifo_addr = $clog2(FIFO_Vif.FIFO_DEPTH);
4
5  reg [FIFO_Vif.FIFO_WIDTH-1:0] mem [FIFO_Vif.FIFO_DEPTH-1:0];
6  reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
7  reg [max_fifo_addr:0] count;
8
9  always @(posedge FIFO_Vif.clk or negedge FIFO_Vif.rst_n) begin
10     if (!FIFO_Vif.rst_n) begin
11         wr_ptr <= 0;
12         FIFO_Vif.overflow<=0;
13         FIFO_Vif.wr_ack<=0;
14     end
15     else if (FIFO_Vif.wr_en && count < FIFO_Vif.FIFO_DEPTH) begin
16         mem[wr_ptr] <= FIFO_Vif.data_in;
17         FIFO_Vif.wr_ack <= 1;
18         wr_ptr <= wr_ptr + 1;
19     end
20     else begin
21         FIFO_Vif.wr_ack <= 0;
22         if (FIFO_Vif.full & FIFO_Vif.wr_en)
23             FIFO_Vif.overflow <= 1;
24         else
25             FIFO_Vif.overflow <= 0;
26     end
27 end
28
29 always @(posedge FIFO_Vif.clk or negedge FIFO_Vif.rst_n) begin
30     if (!FIFO_Vif.rst_n) begin
31         rd_ptr <= 0;
32         FIFO_Vif.underflow<=0;
33     end
34     else if (FIFO_Vif.rd_en && count != 0) begin
35         FIFO_Vif.data_out <= mem[rd_ptr];
36         rd_ptr <= rd_ptr + 1;
37     end
38     else begin
39         if (FIFO_Vif.empty && FIFO_Vif.rd_en)begin
40             FIFO_Vif.underflow <= 1;
41         end
42         else begin
43             FIFO_Vif.underflow <= 0;    // underflow was modified to be sequential instead of combinational
44         end
45     end
46 end
```

```
48 always @(posedge FIFO_Vif.clk or negedge FIFO_Vif.rst_n) begin
49     if (!FIFO_Vif.rst_n) begin
50         count <= 0;
51     end
52     else begin
53         if ((FIFO_Vif.wr_en, FIFO_Vif.rd_en) == 2'b10) && !FIFO_Vif.full)
54             count <= count + 1;
55         else if ((FIFO_Vif.wr_en, FIFO_Vif.rd_en) == 2'b01) && !FIFO_Vif.empty)
56             count <= count - 1;
57         else if ((FIFO_Vif.wr_en, FIFO_Vif.rd_en) == 2'b11) begin // if condition was added to handle if the wr_en , rd_en are asserted at the same time
58             if (FIFO_Vif.full) begin
59                 count <= count - 1;
60             end
61             else if (FIFO_Vif.empty) begin
62                 count <= count + 1;
63             end
64         end
65     end
66 end
67
68 assign FIFO_Vif.full = (count == FIFO_Vif.FIFO_DEPTH)? 1 : 0;
69 assign FIFO_Vif.empty = (count == 0)? 1 : 0;
70 assign FIFO_Vif.almostfull = (count == FIFO_Vif.FIFO_DEPTH-1)? 1 : 0; // corrected to be -1 instead of -2
71 assign FIFO_Vif.almostempty = (count == 1)? 1 : 0;
72
73 endmodule
74
```

UVM structure:



Verification plan:

	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
1	FIFO_1	When the reset is asserted, the output data_out value should be low	Directed at the start of the sim, then randomized with constraint that drive the reset to be off most of the simulation time	-	Immediate assertion to check the async reset functionality
2	FIFO_2	When wr_en is asserted and full is low wr_ack should be high	Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time	Cover all combination values of rd_en , wr_en and wr_ack	Concurrent assertion to check for it
3	FIFO_3	When wr_en is asserted and full is high then overflow should be high	Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time	Cover all combination values of rd_en , wr_en and overflow	Concurrent assertion to check for it
4	FIFO_4	When count is equal to FIFO depth, full value should be high	Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time	Cover all combination values of rd_en , wr_en and full	Concurrent assertion to check for it
5	FIFO_5	When count is equal to zero, empty value should be high	Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time	Cover all combination values of rd_en , wr_en and empty	Concurrent assertion to check for it
6	FIFO_6	When count is equal to FIFO depth -1, almostfull value should be high	Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time	Cover all combination values of rd_en , wr_en and almostfull	Concurrent assertion to check for it
7	FIFO_7	When count is equal to 1, almostempty value should be high	Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time	Cover all combination values of rd_en , wr_en and almostempty	Concurrent assertion to check for it
8					

9	FIFO_8	When rd_en is asserted and empty is high then underflow should be high	Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time	Cover all combination values of rd_en , wr_en and underflow	Concurrent assertion to check for it
10	FIFO_9	According to the given inputs the data_out should be correct	Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time		Check data function with reference model function to check the data_out
11	FIFO_10	Asserting write sequence	Directed during the simulation		concurrent assertion to check for the wr_ack, overflow and full signals
12	FIFO_11	Asserting Read sequence	Directed during the simulation		Reference function to check for the output data in the scoreboard
13	FIFO_12	Asserting the Main sequence and According to the given inputs the data_out should be correct	Randomization under constraints on the wr_en signal to be on 70% of the time and on the rd_en signal to be off 70% of the time		Reference function to check for the output data in the scoreboard
14	FIFO_13				

UVM Codes

Top:

```

1  import FIFO_test_pkg::*;
2  import FIFO_env_pkg::*;
3  import uvm_pkg::*;
4  `include "uvm_macros.svh"
5
6  module top();
7      bit clk;
8      initial begin
9          clk=1;
10         forever
11             #1 clk=~clk;
12     end
13
14     FIFO_if FIFO_Vif (clk);
15     FIFO DUT (FIFO_Vif);
16
17
18     bind FIFO FIFO_SVA SVA (FIFO_Vif);
19
20     initial begin
21         uvm_config_db #(virtual FIFO_if)::set(null, "uvm_test_top", "FIFO_Vif", FIFO_Vif);
22         run_test("FIFO_test");
23     end
24
25 endmodule

```

Interface:

```
1 interface FIFO_if (clk);
2
3     parameter FIFO_WIDTH = 16;
4     parameter FIFO_DEPTH = 8;
5
6     input clk;
7
8
9     logic [FIFO_WIDTH-1:0] data_in;
10    logic rst_n, wr_en, rd_en;
11    logic [FIFO_WIDTH-1:0] data_out;
12    logic wr_ack, overflow;
13    logic full, empty, almostfull, almostempty, underflow;
14
15
16    modport DUT (input rst_n, data_in, wr_en, rd_en, clk,
17                output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);
18
19 endinterface
```

Configuration:

```
1 package FIFO_config_pkg;
2     import uvm_pkg::*;
3     `include "uvm_macros.svh"
4     class FIFO_config extends uvm_object;
5         `uvm_object_utils(FIFO_config);
6
7         virtual FIFO_if FIFO_Vif;
8
9         function new(string name = "FIFO_config");
10             super.new(name);
11         endfunction
12     endclass
13 endpackage
14
```


Test:

```
1 package FIFO_test_pkg;
2 import FIFO_env_pkg::*;
3 import FIFO_driver_pkg::*;
4 import FIFO_config_pkg::*;
5 import FIFO_rd_wr_sequence_pkg::*;
6 import FIFO_reset_sequence_pkg::*;
7 import FIFO_write_sequence_pkg::*;
8 import FIFO_read_sequence_pkg::*;
9 import FIFO_agent_pkg::*;
10
11 import MySequencer_pkg::*;
12
13 import uvm_pkg::*;
14 `include "uvm_macros.svh"
15
16 class FIFO_test extends uvm_test ;
17     `uvm_component_utils(FIFO_test)
18
19     FIFO_env env;
20     FIFO_config FIFO_cfg;
21     virtual FIFO_if FIFO_Vif;
22     FIFO_reset_sequence reset_seq;
23     FIFO_rd_wr_sequence rd_wr_seq;
24     FIFO_read_sequence read_seq;
25     FIFO_write_sequence write_seq;
26
27     function new(string name = "FIFO_test", uvm_component parent = null);
28         super.new(name,parent);
29     endfunction
30
31     function void build_phase(uvm_phase phase);
32         super.build_phase(phase);
33         env = FIFO_env::type_id::create("env",this);
34         FIFO_cfg = FIFO_config::type_id::create("FIFO_cfg");
35         reset_seq = FIFO_reset_sequence::type_id::create("reset_seq");
36         rd_wr_seq = FIFO_rd_wr_sequence::type_id::create("rd_wr_seq");
37         read_seq = FIFO_read_sequence::type_id::create("read_seq");
38         write_seq = FIFO_write_sequence::type_id::create("write_seq");
39
40
41         if (!uvm_config_db #(virtual FIFO_if)::get(this,"", "FIFO_Vif",FIFO_cfg.FIFO_Vif)) begin
42             `uvm_fatal("build_phase","Test - unable to get the virtual interface");
43         end
44
45         uvm_config_db #(FIFO_config)::set(this,"*", "CFG",FIFO_cfg);
46     endfunction
```

```
47
48     task run_phase(uvm_phase phase);
49         super.run_phase(phase);
50         phase.raise_objection(this);
51
52         reset_seq.start(env.agt.sqr);
53         `uvm_info("run_phase","Reset asserted", UVM_LOW)
54
55         repeat(100)begin
56
57             write_seq.start(env.agt.sqr);
58             `uvm_info("run_phase","write only asserted", UVM_LOW)
59
60             read_seq.start(env.agt.sqr);
61             `uvm_info("run_phase","Read only asserted", UVM_LOW)
62
63         end
64
65         rd_wr_seq.start(env.agt.sqr);
66         `uvm_info("run_phase","Stimulus generation started", UVM_LOW)
67
68         phase.drop_objection(this);
69     endtask
70 endclass
71 endpackage
72
```

Environment:

```
1  package FIFO_env_pkg;
2      import FIFO_agent_pkg::*;
3      import FIFO_scoreboard_pkg::*;
4      import FIFO_coverage_pkg::*;
5
6
7      import uvm_pkg::*;
8      `include "uvm_macros.svh"
9
10     class FIFO_env extends uvm_env ;
11         `uvm_component_utils(FIFO_env)
12         FIFO_agent agt;
13         FIFO_scoreboard sb;
14         FIFO_coverage cov;
15
16         function new(string name = "FIFO_env", uvm_component parent = null);
17             super.new(name,parent);
18         endfunction
19
20         function void build_phase(uvm_phase phase);
21             super.build_phase(phase);
22             agt=FIFO_agent::type_id::create("agt",this);
23             sb=FIFO_scoreboard::type_id::create("sb",this);
24             cov=FIFO_coverage::type_id::create("cov",this);
25         endfunction
26
27         function void connect_phase(uvm_phase phase);
28             super.connect_phase(phase);
29             agt.agt_ap.connect(sb.sb_export);
30             agt.agt_ap.connect(cov.cov_export);
31         endfunction : connect_phase
32
33     endclass
34 endpackage
35
```

Agent:

```
1 package FIFO_agent_pkg;
2   import FIFO_driver_pkg::*;
3   import MySequencer_pkg::*;
4   import FIFO_config_pkg::*;
5   import FIFO_monitor_pkg::*;
6   import FIFO_sequence_item_pkg::*;
7
8   import uvm_pkg::*;
9   `include "uvm_macros.svh"
10  class FIFO_agent extends uvm_agent ;
11    `uvm_component_utils(FIFO_agent)
12    MySequencer sqr;
13    FIFO_driver drv;
14    FIFO_monitor mon;
15    FIFO_config FIFO_cfg;
16    uvm_analysis_port #(FIFO_sequence_item) agt_ap;
17
18    function new(string name = "FIFO_agent", uvm_component parent = null);
19      super.new(name,parent);
20    endfunction
21
22    function void build_phase(uvm_phase phase);
23      super.build_phase(phase);
24      drv = FIFO_driver::type_id::create("drv",this);
25      sqr = MySequencer::type_id::create("sqr",this);
26      mon = FIFO_monitor::type_id::create("mon",this);
27      agt_ap =new("agt_ap",this);
28      if (!uvm_config_db #(FIFO_config)::get(this,"","CFG",FIFO_cfg)) begin
29        `uvm_fatal("build_phase","Driver - unable to get configuration object");
30      end
31    endfunction : build_phase
32
33    function void connect_phase(uvm_phase phase);
34      super.connect_phase(phase);
35      drv.seq_item_port.connect(sqr.seq_item_export);
36      drv.FIFO_Vif=FIFO_cfg.FIFO_Vif;
37      mon.FIFO_Vif=FIFO_cfg.FIFO_Vif;
38      mon.mon_ap.connect(agt_ap);
39    endfunction : connect_phase
40  endclass
41 endpackage
```

Driver:

```
1 package FIFO_driver_pkg;
2
3 import FIFO_sequence_item_pkg::*;
4 import uvm_pkg::*;
5 `include "uvm_macros.svh"
6 class FIFO_driver extends uvm_driver #(FIFO_sequence_item);
7     `uvm_component_utils(FIFO_driver);
8     virtual FIFO_if FIFO_Vif;
9     FIFO_sequence_item stim_seq_item;
10
11     function new(string name = "FIFO_driver", uvm_component parent = null);
12         super.new(name,parent);
13     endfunction
14
15     task run_phase(uvm_phase phase);
16         super.run_phase (phase);
17         forever begin
18             stim_seq_item=FIFO_sequence_item::type_id::create("stim_seq_item");
19             seq_item_port.get_next_item(stim_seq_item);
20             FIFO_Vif.rst_n=stim_seq_item.rst_n;
21             FIFO_Vif.data_in=stim_seq_item.data_in;
22             FIFO_Vif.wr_en=stim_seq_item.wr_en;
23             FIFO_Vif.rd_en=stim_seq_item.rd_en;
24
25             @(negedge FIFO_Vif.clk);
26             seq_item_port.item_done();
27             `uvm_info("run_phase",stim_seq_item.convert2string_stimulus(), UVM_HIGH)
28         end
29     endtask
30 endclass
31 endpackage
32
```

Monitor:

```
1 package FIFO_monitor_pkg;
2 import FIFO_config_pkg::*;
3 import FIFO_sequence_item_pkg::*;
4 import FIFO_shared_pkg::*;
5 import uvm_pkg::*;
6 `include "uvm_macros.svh"
7
8 class FIFO_monitor extends uvm_monitor ;
9     `uvm_component_utils(FIFO_monitor);
10     virtual FIFO_if FIFO_Vif;
11     FIFO_sequence_item rsp_seq_item;
12     uvm_analysis_port #(FIFO_sequence_item) mon_ap;
13
14     function new(string name = "FIFO_monitor", uvm_component parent = null);
15         super.new(name,parent);
16     endfunction
17
18     function void build_phase (uvm_phase phase);
19         super.build_phase(phase);
20         mon_ap = new("mon_ap",this);
21     endfunction
22
23     task run_phase(uvm_phase phase);
24         super.run_phase (phase);
25         forever begin
26             rsp_seq_item = FIFO_sequence_item::type_id::create("rsp_seq_item");
27             @(negedge FIFO_Vif.clk);
28             @(posedge FIFO_Vif.clk);
29             rsp_seq_item.rst_n=FIFO_Vif.rst_n;
30             rsp_seq_item.rd_en=FIFO_Vif.rd_en;
31             rsp_seq_item.wr_en=FIFO_Vif.wr_en;
32             rsp_seq_item.data_in=FIFO_Vif.data_in;
33             rsp_seq_item.overflow=FIFO_Vif.overflow;
34             rsp_seq_item.underflow=FIFO_Vif.underflow;
35             rsp_seq_item.full=FIFO_Vif.full;
36             rsp_seq_item.empty=FIFO_Vif.empty;
37             rsp_seq_item.wr_ack=FIFO_Vif.wr_ack;
38             rsp_seq_item.almostfull=FIFO_Vif.almostfull;
39             rsp_seq_item.almostempty=FIFO_Vif.almostempty;
40             rsp_seq_item.data_out=FIFO_Vif.data_out;
41
42             mon_ap.write(rsp_seq_item);
43             `uvm_info("run_phase",rsp_seq_item.convert2string_stimulus(), UVM_HIGH)
44         end
45     endtask
46 endclass
47 endpackage
```

Sequence Item:

```
1 package FIFO_sequence_item_pkg;
2
3 import FIFO_shared_pkg::*;
4 import uvm_pkg::*;
5
6 `include "uvm_macros.svh"
7 class FIFO_sequence_item extends uvm_sequence_item ;
8     `uvm_object_utils(FIFO_sequence_item)
9
10     rand logic [FIFO_WIDTH-1:0] data_in;
11     rand logic rst_n, wr_en, rd_en;
12     logic [FIFO_WIDTH-1:0] data_out;
13     logic wr_ack, overflow;
14     logic full, empty, almostfull, almostempty, underflow;
15
16
17     constraint A {rst_n dist {1:/90, 0:/10};}
18     constraint B {wr_en dist {1:/70, 0:/30};}
19     constraint C {rd_en dist {1:/30, 0:/70};}
20
21     function new(string name = "FIFO_sequence_item");
22         super.new(name);
23     endfunction
24
25     function string convert2string();
26         return $sformatf("%s rst_n_rand = 0b%0b, data_in = 0b%0b, wr_en = 0b%0b, rd_en = 0b%0b, data_out = 0b%0b, wr_ack = 0b%0b,
27             , overflow = 0b%0b, full = 0b%0b, empty = %s, almostfull = 0b%0b, almostempty = 0b%0b, underflow = 0b%0b",
28             , super.convert2string(), rst_n, data_in, wr_en, rd_en, data_out, wr_ack, overflow, full
29             , empty, almostfull, almostempty, underflow);
30     endfunction : convert2string
31
32     function string convert2string_stimulus();
33         return $sformatf("%s rst_n_rand = 0b%0b, data_in = 0b%0b, wr_en = 0b%0b, rd_en = 0b%0b",
34             , super.convert2string(), rst_n, data_in, wr_en, rd_en);
35     endfunction : convert2string_stimulus
36 endclass
37
38
39 endpackage
```

Sequencer:

```
1 package MySequencer_pkg;
2 import FIFO_sequence_item_pkg::*;
3
4 import uvm_pkg::*;
5 `include "uvm_macros.svh"
6 class MySequencer extends uvm_sequencer #(FIFO_sequence_item);
7     `uvm_component_utils(MySequencer)
8
9     function new(string name = "MySequencer", uvm_component parent = null);
10         super.new(name, parent);
11     endfunction
12
13 endclass : MySequencer
14 endpackage : MySequencer_pkg
```

Reset sequence:

```
1  package FIFO_reset_sequence_pkg;
2      import uvm_pkg::*;
3      import FIFO_sequence_item_pkg::*;
4      import FIFO_shared_pkg::*;
5
6      `include "uvm_macros.svh"
7      class FIFO_reset_sequence extends uvm_sequence #(FIFO_sequence_item) ;
8          `uvm_object_utils(FIFO_reset_sequence)
9
10         FIFO_sequence_item seq_item;
11
12         function new(string name = "FIFO_reset_sequence");
13             super.new(name);
14         endfunction
15
16         task body;
17             seq_item = FIFO_sequence_item::type_id::create("seq_item");
18             start_item(seq_item);
19             seq_item.rst_n=0;
20             seq_item.wr_en=0;
21             seq_item.rd_en=0;
22             seq_item.data_in=0;
23             finish_item(seq_item);
24         endtask : body
25     endclass
26
27
28 endpackage
```

Write only sequence:

```
1 package FIFO_write_sequence_pkg;
2 import uvm_pkg::*;
3 import FIFO_sequence_item_pkg::*;
4 `include "uvm_macros.svh"
5 class FIFO_write_sequence extends uvm_sequence #(FIFO_sequence_item) ;
6     `uvm_object_utils(FIFO_write_sequence)
7
8     FIFO_sequence_item seq_item;
9
10    function new(string name = "FIFO_write_sequence");
11        super.new(name);
12    endfunction
13
14    task body;
15        repeat(10)begin
16            seq_item=FIFO_sequence_item::type_id::create("seq_item");
17            start_item(seq_item);
18            seq_item.rst_n=1;
19            seq_item.wr_en=1;
20            seq_item.rd_en=0;
21            seq_item.data_in=$random;
22            finish_item(seq_item);
23        end
24    endtask : body
25 endclass
26
27 endpackage
```

Read only sequence:

```
1 package FIFO_read_sequence_pkg;
2 import uvm_pkg::*;
3 import FIFO_sequence_item_pkg::*;
4 `include "uvm_macros.svh"
5 class FIFO_read_sequence extends uvm_sequence #(FIFO_sequence_item) ;
6     `uvm_object_utils(FIFO_read_sequence)
7
8     FIFO_sequence_item seq_item;
9
10    function new(string name = "FIFO_read_sequence");
11        super.new(name);
12    endfunction
13
14    task body;
15        repeat(10) begin
16            seq_item=FIFO_sequence_item::type_id::create("seq_item");
17            start_item(seq_item);
18            seq_item.rst_n=1;
19            seq_item.wr_en=0;
20            seq_item.rd_en=1;
21            seq_item.data_in=0;
22            finish_item(seq_item);
23        end
24    endtask : body
25 endclass
26 endpackage
```


Main Sequence:

```
1 package FIFO_rd_wr_sequence_pkg;
2 import uvm_pkg::*;
3 import FIFO_sequence_item_pkg::*;
4 `include "uvm_macros.svh"
5 class FIFO_rd_wr_sequence extends uvm_sequence #(FIFO_sequence_item) ;
6     `uvm_object_utils(FIFO_rd_wr_sequence)
7
8     FIFO_sequence_item seq_item;
9
10    function new(string name = "FIFO_rd_wr_sequence");
11        super.new(name);
12    endfunction
13
14    task body;
15        repeat(10_000) begin
16            seq_item=FIFO_sequence_item::type_id::create("seq_item");
17            start_item(seq_item);
18            assert(seq_item.randomize());
19            finish_item(seq_item);
20        end
21    endtask : body
22 endclass
23 endpackage
```

Scoreboard:

```
1 package FIFO_scoreboard_pkg;
2 import uvm_pkg::*;
3 import FIFO_shared_pkg::*;
4 import FIFO_sequence_item_pkg::*;
5 `include "uvm_macros.svh"
6
7 class FIFO_scoreboard extends uvm_scoreboard;
8     `uvm_component_utils(FIFO_scoreboard)
9     uvm_analysis_export #(FIFO_sequence_item) sb_export;
10    uvm_tlm_analysis_fifo #(FIFO_sequence_item) sb_fifo;
11    FIFO_sequence_item seq_item_sb;
12
13    logic [FIFO_WIDTH-1:0] fifo_queue[$];
14    logic [FIFO_WIDTH-1:0] data_out_ref;
15    logic [3:0] fifo_count;
16    integer correct_counter=0;
17    integer error_counter=0;
18
19    function new(string name = "FIFO_scoreboard", uvm_component parent = null);
20        super.new(name,parent);
21    endfunction
22
23    function void build_phase(uvm_phase phase);
24        super.build_phase(phase);
25        sb_export =new("sb_export",this);
26        sb_fifo =new("sb_fifo",this);
27    endfunction : build_phase
28
29    function void connect_phase(uvm_phase phase);
30        super.connect_phase(phase);
31        sb_export.connect(sb_fifo.analysis_export);
32    endfunction : connect_phase
33
```

```

34 task run_phase(uvm_phase phase);
35     super.run_phase(phase);
36     forever begin
37         sb_fifo.get(seq_item_sb);
38         reference_model(seq_item_sb);
39         if (seq_item_sb.data_out != data_out_ref) begin
40             `uvm_error("run_phase", $sformatf("There is an error!!, Transaction received by the DUT is: %s while the reference output is: 0b%0b",
41                 seq_item_sb.convert2string_stimulus(), data_out_ref));
42             error_counter++;
43         end
44         else begin
45             `uvm_info("run_phase", $sformatf("Correct Transaction received, Output is: %0b, compared to ref = %0b",
46                 seq_item_sb.data_out, data_out_ref), UVM_LOW);
47             correct_counter++;
48         end
49     end
50 endtask : run_phase
51
52 task reference_model(FIFO_sequence_item seq_item_chk);
53
54     if (!seq_item_chk.rst_n) begin
55         fifo_queue <= {};
56         fifo_count <= 0;
57     end
58     else begin
59         if (seq_item_chk.wr_en && fifo_count < FIFO_DEPTH) begin
60             fifo_queue.push_back(seq_item_chk.data_in);
61             fifo_count <= fifo_queue.size();
62         end
63
64         if (seq_item_chk.rd_en && fifo_count != 0) begin
65             data_out_ref <= fifo_queue.pop_front();
66             fifo_count <= fifo_queue.size();
67         end
68     end
69 end
70 endtask : reference_model
71
72
73 function void report_phase(uvm_phase phase);
74     super.report_phase(phase);
75     `uvm_info("report_phase", $sformatf("Total correct counts is: 0d%0d", correct_counter), UVM_LOW);
76     `uvm_info("report_phase", $sformatf("Total error counts is: 0d%0d", error_counter), UVM_LOW);
77 endfunction : report_phase
78 endclass
79 endpackage

```

Coverage collector:

```

1 package FIFO_coverage_pkg;
2 import uvm_pkg::*;
3 import FIFO_shared_pkg::*;
4 import FIFO_sequence_item_pkg::*;
5 `include "uvm_macros.svh"
6 class FIFO_coverage extends uvm_component;
7     `uvm_component_utils(FIFO_coverage)
8     uvm_analysis_export #(FIFO_sequence_item) cov_export;
9     uvm_tlm_analysis_fifo #(FIFO_sequence_item) cov_fifo;
10    FIFO_sequence_item seq_item_cov;
11
12    covergroup cvr_gp();
13
14        wr_cp: coverpoint seq_item_cov.wr_en;
15        rd_cp: coverpoint seq_item_cov.rd_en;
16        wr_ack_cp: coverpoint seq_item_cov.wr_ack;
17        overflow_cp: coverpoint seq_item_cov.overflow;
18        underflow_cp: coverpoint seq_item_cov.underflow;
19        full_cp: coverpoint seq_item_cov.full;
20
21        cross_0: cross wr_cp, rd_cp, wr_ack_cp {
22            ignore_bins wr_en_low_wr_ack_high = binsof(wr_cp) intersect {0} && binsof(wr_ack_cp) intersect {1};
23        }
24
25        cross_1: cross wr_cp, rd_cp, overflow_cp {
26            ignore_bins wr_en_low_overflow = binsof(wr_cp) intersect {0} && binsof(overflow_cp) intersect {1};
27        }
28        cross_2: cross wr_cp, rd_cp, full_cp {
29            ignore_bins wr_en_low_full = binsof(wr_cp) intersect {0} && binsof(rd_cp) intersect {1} && binsof(full_cp) intersect {1};
30            ignore_bins wr_en_high_full = binsof(wr_cp) intersect {1} && binsof(rd_cp) intersect {1} && binsof(full_cp) intersect {1};
31        }
32        cross_3: cross wr_cp, rd_cp, underflow_cp {
33            ignore_bins rd_en_0_underflow_1 = binsof(rd_cp) intersect {0} && binsof(underflow_cp) intersect {1};
34        }
35        cross_4: cross seq_item_cov.wr_en, seq_item_cov.rd_en, seq_item_cov.empty;
36        cross_5: cross seq_item_cov.wr_en, seq_item_cov.rd_en, seq_item_cov.almostfull;
37        cross_6: cross seq_item_cov.wr_en, seq_item_cov.rd_en, seq_item_cov.almostempty;
38
39    endgroup
40
41    function new(string name = "FIFO_coverage", uvm_component parent = null);
42        super.new(name, parent);
43        cvr_gp=new();
44    endfunction
45

```

```

46     function void build_phase(uvm_phase phase);
47         super.build_phase(phase);
48         cov_export =new("cov_export",this);
49         cov_fifo =new("cov_fifo",this);
50     endfunction : build_phase
51
52     function void connect_phase(uvm_phase phase);
53         super.connect_phase(phase);
54         cov_export.connect(cov_fifo.analysis_export);
55     endfunction : connect_phase
56
57     task run_phase(uvm_phase phase);
58         super.run_phase(phase);
59         forever begin
60             cov_fifo.get(seq_item_cov);
61             cvr_gp.sample();
62         end
63     endtask : run_phase
64
65
66     endclass
67 endpackage

```

SVA:

```

1  module FIFO_SVA (FIFO_if,DUT FIFO_Vif);
2
3      Logic [FIFO_Vif.FIFO_WIDTH-1:0] data_fifo[$];
4      Logic [FIFO_Vif.FIFO_WIDTH-1:0] data_ref;
5
6
7
8
9      property p_1;
10         @(posedge FIFO_Vif.clk) disable iff (!FIFO_Vif.rst_n) (FIFO_Vif.rd_en && !FIFO_Vif.empty && (data_fifo.size() > 0)) |-> (FIFO_Vif.data_out === data_ref);
11     endproperty
12
13     property p_2;
14         @(posedge FIFO_Vif.clk) disable iff (!FIFO_Vif.rst_n) (FIFO_Vif.full && FIFO_Vif.wr_en) |=> (FIFO_Vif.overflow);
15     endproperty
16
17     property p_3;
18         @(posedge FIFO_Vif.clk) disable iff (!FIFO_Vif.rst_n) (FIFO_Vif.empty && FIFO_Vif.rd_en) |=> (FIFO_Vif.underflow);
19     endproperty
20
21     property p_4;
22         @(posedge FIFO_Vif.clk) disable iff (!FIFO_Vif.rst_n) (data_fifo.size() == FIFO_Vif.FIFO_DEPTH) |-> (FIFO_Vif.full);
23     endproperty
24
25     property p_5;
26         @(posedge FIFO_Vif.clk) disable iff (!FIFO_Vif.rst_n) (data_fifo.size()== 0) |-> (FIFO_Vif.empty);
27     endproperty
28
29     property p_6;
30         @(posedge FIFO_Vif.clk) disable iff (!FIFO_Vif.rst_n) (data_fifo.size()== (FIFO_Vif.FIFO_DEPTH-1'b1)) |-> (FIFO_Vif.almostfull);
31     endproperty
32
33     property p_7;
34         @(posedge FIFO_Vif.clk) disable iff (!FIFO_Vif.rst_n) (data_fifo.size() == 1) |-> (FIFO_Vif.almostempty);
35     endproperty
36
37     property p_8;
38         @(posedge FIFO_Vif.clk) disable iff (!FIFO_Vif.rst_n) (FIFO_Vif.wr_en && (data_fifo.size()< FIFO_Vif.FIFO_DEPTH)) |=> (FIFO_Vif.wr_ack);
39     endproperty
40

```

```

41     always @(posedge FIFO_Vif.clk or negedge FIFO_Vif.rst_n) begin
42         if (!FIFO_Vif.rst_n) begin
43             data_fifo <= {};
44         end
45         else begin
46             if (FIFO_Vif.wr_en && !FIFO_Vif.full) begin
47                 data_fifo.push_back(FIFO_Vif.data_in);
48             end
49             if (FIFO_Vif.rd_en && !FIFO_Vif.empty) begin
50                 if (data_fifo.size() > 0) begin
51                     data_ref <= data_fifo[0];
52                     data_fifo.pop_front();
53                 end
54             end
55         end
56     end
57 end
58
59
60
61     AP: assert property (p_1) else $display("p_1 failed");
62     BP: assert property (p_2) else $display("p_2 failed");
63     CP: assert property (p_3) else $display("p_3 failed");
64     DP: assert property (p_4) else $display("p_4 failed");
65     EP: assert property (p_5) else $display("p_5 failed");
66     FP: assert property (p_6) else $display("p_6 failed");
67     GP: assert property (p_7) else $display("p_7 failed");
68     HP: assert property (p_8) else $display("p_8 failed");
69
70
71     Ac: cover property (p_1) $display("p_1 pass");
72     Bc: cover property (p_2) $display("p_2 pass");
73     Cc: cover property (p_3) $display("p_3 pass");
74     Dc: cover property (p_4) $display("p_4 pass");
75     Ec: cover property (p_5) $display("p_5 pass");
76     Fc: cover property (p_6) $display("p_6 pass");
77     Gc: cover property (p_7) $display("p_7 pass");
78     Hc: cover property (p_8) $display("p_8 pass");
79
80
81 endmodule
82

```

Shared package:

```

1  package FIFO_shared_pkg;
2
3      parameter FIFO_WIDTH = 16;
4      parameter FIFO_DEPTH = 8;
5
6  endpackage : FIFO_shared_pkg
7
8

```

Do:

```
1 vlib work
2 vlog -f FIFO_list.txt +cover -covercells
3 vsim -voptargs=+acc work.top -cover
4 add wave /top/FIFO_Vif/*
5 coverage save top.ucdb -onexit
6 run -all
```

File:

```
1 FIFO.sv
2 FIFO_config_pkg.sv
3 FIFO_if.sv
4 FIFO_main_sequence_pkg.sv
5 FIFO_write_sequence_pkg.sv
6 FIFO_read_sequence_pkg.sv
7 FIFO_reset_sequence_pkg.sv
8 FIFO_sequence_item_pkg.sv
9 MySequencer_pkg.sv
10 FIFO_env_pkg.sv
11 FIFO_test_pkg.sv
12 FIFO_driver_pkg.sv
13 FIFO_agent_pkg.sv
14 FIFO_monitor_pkg.sv
15 FIFO_scoreboard_pkg.sv
16 FIFO_coverage_pkg.sv
17 SVA.sv
18 top.sv
```

Code & Functional coverages:

Sequential domain coverage report:

Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	ATV	Assertion Expression	Included
/vrm_pkg:cuvrm_reg_map::do_write/#ublk#215181159#1731/...	Immediate	SVA	on	0	0	-	-	-	-	-	off	assert(\$cast(seq.o))	✗
/vrm_pkg:cuvrm_reg_map::do_read/#ublk#215181159#1771/...	Immediate	SVA	on	0	0	-	-	-	-	-	off	assert(\$cast(seq.o))	✗
/FIFO_rd_wr_sequence_pkg:FIFO_rd_wr_sequence::body/#...	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert(\$randomize(...))	✓
/top/DUT/SVA/AP	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge FIFO_vif.clk) di...	✓
/top/DUT/SVA/BP	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge FIFO_vif.clk) di...	✓
/top/DUT/SVA/CP	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge FIFO_vif.clk) di...	✓
/top/DUT/SVA/DP	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge FIFO_vif.clk) di...	✓
/top/DUT/SVA/EP	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge FIFO_vif.clk) di...	✓
/top/DUT/SVA/FP	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge FIFO_vif.clk) di...	✓
/top/DUT/SVA/GP	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge FIFO_vif.clk) di...	✓
/top/DUT/SVA/HP	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge FIFO_vif.clk) di...	✓
/top/DUT/SVA/BP	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge FIFO_vif.clk) di...	✓

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
/top/DUT/SVA/Ac	SVA	✓	Off	2353	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/SVA/Bc	SVA	✓	Off	669	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/SVA/Cc	SVA	✓	Off	1259	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/SVA/Dc	SVA	✓	Off	1065	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/SVA/Ec	SVA	✓	Off	2390	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/SVA/Fc	SVA	✓	Off	846	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/SVA/Gc	SVA	✓	Off	1641	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/top/DUT/SVA/Hc	SVA	✓	Off	5132	1	Unli...	1	100%	✓	✓	0	0	0 ns	0

DIRECTIVE COVERAGE:						
Name	Design Unit	Design UnitType	Lang	File(Line)	Hits	Status
/top/DUT/SVA/Ac	FIFO_SVA	Verilog	SVA	SVA.sv(82)	2353	Covered
/top/DUT/SVA/Bc	FIFO_SVA	Verilog	SVA	SVA.sv(83)	669	Covered
/top/DUT/SVA/Cc	FIFO_SVA	Verilog	SVA	SVA.sv(84)	1259	Covered
/top/DUT/SVA/Dc	FIFO_SVA	Verilog	SVA	SVA.sv(85)	1065	Covered
/top/DUT/SVA/Ec	FIFO_SVA	Verilog	SVA	SVA.sv(86)	2390	Covered
/top/DUT/SVA/Fc	FIFO_SVA	Verilog	SVA	SVA.sv(87)	846	Covered
/top/DUT/SVA/Gc	FIFO_SVA	Verilog	SVA	SVA.sv(88)	1641	Covered
/top/DUT/SVA/Hc	FIFO_SVA	Verilog	SVA	SVA.sv(89)	5132	Covered
TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 8						
ASSERTION RESULTS:						
Name	File(Line)		Failure Count	Pass Count		
/top/DUT/SVA/AP	SVA.sv(61)		0	1		
/top/DUT/SVA/BP	SVA.sv(62)		0	1		
/top/DUT/SVA/CP	SVA.sv(63)		0	1		
/top/DUT/SVA/DP	SVA.sv(64)		0	1		
/top/DUT/SVA/EP	SVA.sv(65)		0	1		
/top/DUT/SVA/FP	SVA.sv(66)		0	1		
/top/DUT/SVA/GP	SVA.sv(67)		0	1		
/top/DUT/SVA/HP	SVA.sv(68)		0	1		
/FIFO_rd_wr_sequence_pkg/FIFO_rd_wr_sequence/body/#ublk#79911303#15/immed__18	FIFO_main_sequence_pkg.sv(18)		0	1		

Directive Coverage:

Directives	8	8	0	100.00%
------------	---	---	---	---------

DIRECTIVE COVERAGE:

Code coverage:

Statement Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
Statements	27	27	0	100.00%

=== Instance: /top/DUT

=== Design Unit: work.FIFO

Branch Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
Branches	27	27	0	100.00%

Toggle Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
Toggles	20	20	0	100.00%


Functional coverage:

Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_Instances	Get_inst_coverage	Comment
/FIFO_coverage_pkg/FIFO_coverage		100.00%							
TYPE cvr_gp		100.00%	100	100.00%	✓				auto(1)
CVP cvr_gp::wr_cp		100.00%	100	100.00%	✓				
CVP cvr_gp::rd_cp		100.00%	100	100.00%	✓				
CVP cvr_gp::wr_ack_cp		100.00%	100	100.00%	✓				
CVP cvr_gp::overflow_cp		100.00%	100	100.00%	✓				
CVP cvr_gp::underflow_cp		100.00%	100	100.00%	✓				
CVP cvr_gp::full_cp		100.00%	100	100.00%	✓				
CVP cvr_gp::{\$seq_item_cov.wr_en_0#}		100.00%	100	100.00%	✓				
CVP cvr_gp::{\$seq_item_cov.rd_en_1#}		100.00%	100	100.00%	✓				
CVP cvr_gp::{\$seq_item_cov.almostempty_2#}		100.00%	100	100.00%	✓				
CVP cvr_gp::{\$seq_item_cov.wr_en_3#}		100.00%	100	100.00%	✓				
CVP cvr_gp::{\$seq_item_cov.rd_en_4#}		100.00%	100	100.00%	✓				
CVP cvr_gp::{\$seq_item_cov.almostfull_5#}		100.00%	100	100.00%	✓				
CVP cvr_gp::{\$seq_item_cov.wr_en_6#}		100.00%	100	100.00%	✓				
CVP cvr_gp::{\$seq_item_cov.rd_en_7#}		100.00%	100	100.00%	✓				
CVP cvr_gp::{\$seq_item_cov.empty_8#}		100.00%	100	100.00%	✓				
CROSS cvr_gp::cross_0		100.00%	100	100.00%	✓				
CROSS cvr_gp::cross_1		100.00%	100	100.00%	✓				
CROSS cvr_gp::cross_2		100.00%	100	100.00%	✓				
CROSS cvr_gp::cross_3		100.00%	100	100.00%	✓				
CROSS cvr_gp::cross_4		100.00%	100	100.00%	✓				
CROSS cvr_gp::cross_5		100.00%	100	100.00%	✓				
CROSS cvr_gp::cross_6		100.00%	100	100.00%	✓				


bin <auto[0],auto[0],auto[1]>	313	1	-	Covered
bin <auto[1],auto[1],auto[0]>	1749	1	-	Covered
bin <auto[0],auto[1],auto[0]>	1637	1	-	Covered
bin <auto[1],auto[0],auto[0]>	4330	1	-	Covered
bin <auto[0],auto[0],auto[0]>	1743	1	-	Covered
TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1				

Simulations:


Write only sequence:



Read only sequence:



Main sequence:



Transcripts:

```
# p_1 pass
# p_6 pass
# p_9 pass
# UVM_INFO E:/2nd year/Digital Verification/FIFO_VDM/FIFO_scoreboard_pkg.sv(45) @ 22164: uvm_test_top.env.sb [run_phase] Correct Transaction received, Output is: 11000110000100, compared to ref = 11000110000100
# p_6 pass
# p_9 pass
# UVM_INFO E:/2nd year/Digital Verification/FIFO_VDM/FIFO_scoreboard_pkg.sv(45) @ 22166: uvm_test_top.env.sb [run_phase] Correct Transaction received, Output is: 11000110000100, compared to ref = 11000110000100
# p_4 pass
# p_8 pass
# UVM_INFO E:/2nd year/Digital Verification/FIFO_VDM/FIFO_scoreboard_pkg.sv(45) @ 22168: uvm_test_top.env.sb [run_phase] Correct Transaction received, Output is: 11000110000100, compared to ref = 11000110000100
# p_1 pass
# p_2 pass
# p_4 pass
# UVM_INFO E:/2nd year/Digital Verification/FIFO_VDM/FIFO_scoreboard_pkg.sv(45) @ 22170: uvm_test_top.env.sb [run_phase] Correct Transaction received, Output is: 1010101101110110, compared to ref = 1010101101110110
# p_6 pass
# UVM_INFO E:/2nd year/Digital Verification/FIFO_VDM/FIFO_scoreboard_pkg.sv(45) @ 22172: uvm_test_top.env.sb [run_phase] Correct Transaction received, Output is: 1010101101110110, compared to ref = 1010101101110110
# p_4 pass
# p_8 pass
# UVM_INFO E:/2nd year/Digital Verification/FIFO_VDM/FIFO_scoreboard_pkg.sv(45) @ 22174: uvm_test_top.env.sb [run_phase] Correct Transaction received, Output is: 1010101101110110, compared to ref = 1010101101110110
# p_2 pass
# p_4 pass
# UVM_INFO E:/2nd year/Digital Verification/FIFO_VDM/FIFO_scoreboard_pkg.sv(45) @ 22176: uvm_test_top.env.sb [run_phase] Correct Transaction received, Output is: 1010101101110110, compared to ref = 1010101101110110
# p_2 pass
# p_4 pass
# UVM_INFO E:/2nd year/Digital Verification/FIFO_VDM/FIFO_scoreboard_pkg.sv(45) @ 22178: uvm_test_top.env.sb [run_phase] Correct Transaction received, Output is: 1010101101110110, compared to ref = 1010101101110110
# p_1 pass
# p_2 pass
# p_4 pass
# UVM_INFO E:/2nd year/Digital Verification/FIFO_VDM/FIFO_scoreboard_pkg.sv(45) @ 22180: uvm_test_top.env.sb [run_phase] Correct Transaction received, Output is: 1000101000110001, compared to ref = 1000101000110001
# p_2 pass
# p_6 pass
# UVM_INFO E:/2nd year/Digital Verification/FIFO_VDM/FIFO_scoreboard_pkg.sv(45) @ 22182: uvm_test_top.env.sb [run_phase] Correct Transaction received, Output is: 1000101000110001, compared to ref = 1000101000110001
# p_4 pass
# p_8 pass
# UVM_INFO E:/2nd year/Digital Verification/FIFO_VDM/FIFO_scoreboard_pkg.sv(45) @ 22184: uvm_test_top.env.sb [run_phase] Correct Transaction received, Output is: 1000101000110001, compared to ref = 1000101000110001
# p_4 pass
# UVM_INFO E:/2nd year/Digital Verification/FIFO_VDM/FIFO_scoreboard_pkg.sv(45) @ 22186: uvm_test_top.env.sb [run_phase] Correct Transaction received, Output is: 1000101000110001, compared to ref = 1000101000110001
```

```

# UVM_INFO E:/2nd year/Digital Verification/FIFO_UVM/FIFO_scoreboard_pkg.sv(75) @ 24001: uvm_test_top.env.sb [report_phase] Total correct counts is: 0d12000
# UVM_INFO E:/2nd year/Digital Verification/FIFO_UVM/FIFO_scoreboard_pkg.sv(76) @ 24001: uvm_test_top.env.sb [report_phase] Total error counts is: 0d0
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO :12208
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
# ** Report counts by id
# [Questa UVM] 2
# [RNTST] 1
# [TEST_DONE] 1
# [report_phase] 2
# [run_phase] 12202
# ** Note: $finish : C:/questasim64_2021.1/win64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
# Time: 24001 ns Iteration: 61 Instance: /top
#

```