# DSP Mini Project:

Submitted to: ENG. Kareem Waseem

## Design Code:

```
module DSP
(A,B,D,C,CLK,CARRYIN,OPMODE,BCIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOP
MODE, CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE, PCIN, BCOUT, PCOUT, P, M, CARRYOUT, C
ARRYOUTF);
  input [17:0] A,B,D,BCIN;
  input [47:0] C,PCIN;
 input [7:0] OPMODE;
  input
CLK, CARRYIN, RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE, CEA, CEB, CEM, CEP,
CEC, CED, CECARRYIN, CEOPMODE;
 output [17:0] BCOUT;
 output [47:0] PCOUT,P;
 output [35:0] M;
 output CARRYOUT, CARRYOUTF;
  parameter AOREG = 0;
  parameter A1REG = 1;
  parameter BOREG = 0;
  parameter B1REG = 1;
  parameter CREG = 1;
  parameter DREG = 1;
  parameter MREG = 1;
  parameter PREG = 1;
  parameter CARRYINREG = 1;
  parameter CARRYOUTREG = 1;
  parameter OPMODEREG = 1;
  parameter CARRYINSEL = "OPMODE5";
  parameter B_INPUT = "DIRECT";
  parameter RSTTYPE = "SYNC";
  wire [17:0] D_MUX,B0_MUX,A0_MUX,PRE_OUT,MUX_POST,B1_MUX,A1_MUX;
  wire [47:0] C MUX, POST OUT, D CONCAT, P MUX;
  wire [7:0] OPMODE MUX;
 wire [35:0] MUL_OUT,M_MUX;
  wire CYI,CYO,CARRY_IN_MUX,CARRYOUT_POST_ADDER;
 reg [47:0] OUT_X,OUT_Z;
  //1st Stage
  FF_Mux #(.W(18),.SEL(DREG),.RSTTYPE(RSTTYPE)) m1 (D,CLK,CED,RSTD,D_MUX);
```

```
FF_Mux #(.W(18),.SEL(A0REG),.RSTTYPE(RSTTYPE)) m2 (A,CLK,CEA,RSTA,A0_MUX);
 FF Mux #(.W(48),.SEL(CREG),.RSTTYPE(RSTTYPE)) m3 (C,CLK,RSTC,CEC,C MUX);
 FF_Mux #(.W(8),.SEL(OPMODEREG),.RSTTYPE(RSTTYPE)) m4
(OPMODE, CLK, CEOPMODE, RSTOPMODE, OPMODE MUX);
 Mux #(.B_INPUT(B_INPUT),.BOREG(BOREG),.RSTTYPE(RSTTYPE)) n1
(B,BCIN,CLK,CEB,RSTB,B0 MUX);
 //2nd Stage
 assign PRE_OUT = (OPMODE_MUX[6])? D_MUX-B0_MUX : D_MUX+B0_MUX ;
 assign MUX POST = (OPMODE MUX[4])? PRE OUT : B0 MUX;
 FF Mux #(.W(18),.SEL(B1REG),.RSTTYPE(RSTTYPE)) m6
(MUX_POST,CLK,CEB,RSTB,B1_MUX);
 FF_Mux #(.W(18),.SEL(A1REG),.RSTTYPE(RSTTYPE)) m7
(A0_MUX,CLK,CEA,RSTA,A1_MUX);
 assign MUL_OUT = B1_MUX * A1_MUX;
 assign BCOUT = B1_MUX;
 FF Mux #(.W(36),.SEL(MREG),.RSTTYPE(RSTTYPE)) m8
(MUL_OUT, CLK, CEM, RSTM, M_MUX);
 assign M = M_MUX;
 mux2 #(.CARRYINSEL(CARRYINSEL)) n2 (CARRYIN, OPMODE MUX[5], CYI);
 FF_Mux #(.W(1),.SEL(CARRYINREG),.RSTTYPE(RSTTYPE)) m9
(CYI,CLK,CECARRYIN,RSTCARRYIN,CARRY_IN_MUX);
 assign D CONCAT ={D_MUX[11:0],A1_MUX,B1_MUX};
 always @* begin
     case (OPMODE_MUX[1:0])
         2'b00: OUT X = 48'd0;
         2'b01: OUT_X = \{12'd0, M_MUX\};
         2'b10: OUT_X = P_MUX;
          2'b11: OUT_X = D_CONCAT;
      endcase
 end
```

```
always @* begin
      case (OPMODE_MUX[3:2])
         2'b00: OUT Z = 48'd0;
          2'b01: OUT_Z = PCIN;
          2'b10: OUT_Z = P_MUX;
          2'b11: OUT_Z = C_MUX;
      endcase
 end
 assign {CARRYOUT_POST_ADDER,POST_OUT} = (OPMODE_MUX[7])? (OUT_Z-(OUT_X +
CARRY_IN_MUX)) : (OUT_Z + OUT_X + CARRY_IN_MUX);
 FF Mux #(.W(1),.SEL(CARRYOUTREG),.RSTTYPE(RSTTYPE)) m10
(CARRYOUT_POST_ADDER,CLK,CECARRYIN,RSTCARRYIN,CYO);
 assign CARRYOUT = CYO;
 assign CARRYOUTF = CYO;
 FF_Mux #(.W(48),.SEL(PREG),.RSTTYPE(RSTTYPE)) m11
(POST_OUT, CLK, CEP, RSTP, P_MUX);
 assign P = P_MUX;
 assign PCOUT = P_MUX;
endmodule
```

## 1<sup>ST</sup> Subcode:

```
module FF_Mux (D,CLK,CEN,rst,Q);

parameter W=18;
parameter SEL=0;
parameter RSTTYPE="SYNC";
input [W-1:0] D;
input CLK,rst,CEN;
output [W-1:0] Q;

reg [W-1:0] D_reg;
```

```
generate
  if (RSTTYPE=="ASYNC") begin
    always @(posedge CLK or posedge rst) begin
      if (rst)
        D_reg<=0;
      else if (CEN)
        D_reg<=D;</pre>
    end
  end
  else if (RSTTYPE=="SYNC") begin
    always @(posedge CLK) begin
      if (rst)
        D_reg<=0;
      else if (CEN)
        D_reg<=D;</pre>
    end
  end
  endgenerate
  assign Q = (SEL)? D_reg : D ;
endmodule
```

## 2<sup>nd</sup> Subcode:

```
module Mux (B,BCIN,CLK,CEB,RSTB,B0_MUX);

parameter B_INPUT="DIRECT";
parameter B0REG=0;
parameter RSTTYPE="SYNC";

input CLK,CEB,RSTB;
input [17:0] B,BCIN;

output [17:0]B0_MUX;

generate
  if (B_INPUT == "DIRECT")
```

```
FF_Mux #(.W(18),.SEL(BØREG),.RSTTYPE(RSTTYPE)) m5
(B,CLK,CEB,RSTB,B0_MUX);
    else if (B_INPUT == "CASCADE")
        FF_Mux #(.W(18),.SEL(BØREG),.RSTTYPE(RSTTYPE)) m5
(BCIN,CLK,CEB,RSTB,B0_MUX);
    else
        FF_Mux #(.W(18),.SEL(BØREG),.RSTTYPE(RSTTYPE)) m5
(18'b0000_0000_0000_0000_00,CLK,CEB,RSTB,B0_MUX);
    endgenerate
endmodule
```

## 3<sup>rd</sup> Subcode:

```
module mux2 (CARRYIN,OPMODE_MUX5,CYI);

input OPMODE_MUX5,CARRYIN;

output reg CYI;

parameter CARRYINSEL="OPMODE5";

always @(*) begin
  if (CARRYINSEL == "OPMODE5")
    CYI = OPMODE_MUX5;
  else if (CARRYINSEL == "CARRYIN")
    CYI = CARRYIN;
  else
    CYI = 0;
end
endmodule
```

## Test bench code:

```
module DSP_tb();
    reg [17:0] A, B, D, BCIN;
    reg [47:0] C, PCIN;
    reg [7:0] OPMODE;
    reg CLK, CARRYIN, RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN,
RSTOPMODE;
    reg CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE;
    wire [17:0] BCOUT;
    wire [47:0] PCOUT, P;
    wire [35:0] M;
    wire CARRYOUT, CARRYOUTF;
    DSP DUT
(A,B,D,C,CLK,CARRYIN,OPMODE,BCIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOP
MODE,CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,CEOPMODE,PCIN,BCOUT,PCOUT,P,M,CARRYOUT,C
ARRYOUTF);
    initial begin
        CLK=0;
        forever
            #1 CLK = \sim CLK;
    end
    integer i;
    initial begin
        // Initialize inputs
        A = 18'd0;
        B = 18'd0;
        D = 18'd0;
        BCIN = 18'd0;
        C = 48'd0;
        PCIN = 48'd0;
        OPMODE = 8'd0;
        CLK = 0;
        CARRYIN = 0;
        RSTA = 0;
        RSTB = 0;
        RSTM = 0;
        RSTP = 0;
```

```
RSTC = 0;
RSTD = 0;
RSTCARRYIN = 0;
RSTOPMODE = 0;
CEA = 0;
CEB = 0;
CEM = 0;
CEP = 0;
CEC = 0;
CED = 0;
CECARRYIN = 0;
CEOPMODE = 0;
@(negedge CLK);
RSTA = 1;
RSTB = 1;
RSTM = 1;
RSTP = 1;
RSTC = 1;
RSTD = 1;
RSTCARRYIN = 1;
RSTOPMODE = 1;
CEA = 1;
CEB = 1;
CEM = 1;
CEP = 1;
CEC = 1;
CED = 1;
CECARRYIN = 1;
CEOPMODE = 1;
#10;
A = 18'h00123; B = 18'h00456; D = 18'h00000;
C = 48'h00000000000; PCIN = 48'h00000000000;
OPMODE = 8'h00; BCIN = 18'h00000; CARRYIN = 0;
repeat(4)
    @(negedge CLK);
for(i=0; i<100; i=i+1) begin
    A = $random;
    B = $random;
```

```
D = $random;
    C = $random;
    OPMODE = $random;
    CECARRYIN = $random;
    CEOPMODE = $random;
    @(negedge CLK);
    if (PCOUT !== 0)begin
        $display("Test Failed");
        $stop;
    end
    if (P !== 0)begin
        $display("Test Failed");
        $stop;
    end
    if (M !== 0)begin
        $display("Test Failed");
        $stop;
    end
    if (CARRYOUT !== 0)begin
        $display("Test Failed");
        $stop;
    end
    if (CARRYOUTF !== 0)begin
    $display("Test Failed");
    $stop;
    end
end
RSTA = 0;
RSTB = 0;
RSTM = 0;
RSTP = 0;
RSTC = 0;
RSTD = 0;
RSTCARRYIN = 0;
RSTOPMODE = 0;
for(i=0; i<1000; i=i+1) begin
    A = $random;
    B = $random;
    D = $random;
    C = $random;
    OPMODE = $random;
    CECARRYIN = $random;
```

```
CEOPMODE = $random;
    @(negedge CLK);
    end
    $stop;
end


initial begin
    $monitor("A= %d, B= %d, C= %d, D= %d, BCIN= %d, PCIN= %d, OPMODE= %b,
BCOUT = %d, PCOUT = %d, P = %d, M = %d, CARRYOUT = %d, CARRYOUTF =
%d",A,B,C,D,BCIN,PCIN,OPMODE,BCOUT,PCOUT,P,M,CARRYOUT,CARRYOUTF);
    end
endmodule
```

- Do\_file:

```
vlib work
vlog MINI_tb.V
vsim -voptargs=+acc work.DSP_tb
add wave *
run -all
```

```
1 vlib work
2 vlog MINI_tb.V
3 vsim -voptargs=+acc work.DSP_tb
4 add wave *
5 run -all
```

## - Simulations:



A= 186409, B=	86460,	C= 1613180352	, D= 198704,	BCIN=	0, PCIN=	0, OPMODE= 01010000, BCOUT =	0, PCOUT =	0, P =	0, M =	0, CARRYOUT = 0, CARRYOUTF =
A= 208629, B=	241653,	C= 281474075464340	, D= 183389,	BCIN=	O, PCIN-	0, OPMODE= 01101010, BCOUT =	O, PCOUT =	0, P =	0, M =	0, CARRYOUT = 0, CARRYOUTF =
A= 40094, B=	67322,	C= 281472895968263	, D= 2886,	BCIN=	0, PCIN=	0, OPMODE= 10010011, BCOUT =	0, PCOUT =	0, P =	0, M =	0, CARRYOUT = 0, CARRYOUTF =
A= 127301, B=	2659,	C= 281473155517990	, D= 254041,	BCIN=	0, PCIN=	0, OPMODE= 01101000, BCOUT =	0, PCOUT =	0, P =	0, M =	0, CARRYOUT = 0, CARRYOUTF =
A= 107866, B=	230684,	C= 1434853291	, D= 92089,	BCIN-	O, PCIN=	0, OPMODE= 11010000, BCOUT =	0, PCOUT =	0, P =	0, M =	0, CARRYOUT = 0, CARRYOUTF =
A= 34885, B=	173965,	C= 2116325884	, D= 205707,	BCIN-	O, PCIN-	0, OPMODE= 11011100, BCOUT =	0, PCOUT =	0, P =	0, M =	0, CARRYOUT = 0, CARRYOUTF =
A= 78757, B=	101950,	C= 281473575300184	, D= 246003,	BCIN=	0, PCIN-	0, OPMODE= 11000100, BCOUT =	0, PCOUT =	0, P =	0, M =	0, CARRYOUT = 0, CARRYOUTF =
A= 86170, B=	137496,	C= 1427493290	, D= 26309,	BCIN=	0, PCIN=	0, OPMODE= 00011010, BCOUT =	0, PCOUT =	0, P =	0, M =	0, CARRYOUT = 0, CARRYOUTF =
A= 221964, B=	3817,	C= 1974301675	, D= 196035,	BCIN=	O, PCIN=	0, OPMODE= 11111000, BCOUT =	0, PCOUT =	0, P =	0, M =	0, CARRYOUT = 0, CARRYOUTF =
A= 29551, B=	84763,	C= 877511016	, D= 75949,	BCIN=	0, PCIN=	0, OPMODE= 00100101, BCOUT =	O, PCOUT =	0, P =	0, M =	0, CARRYOUT = 0, CARRYOUTF =
A= 53787, B=	212608,	C= 1093533058	, D= 186717,	BCIN-	O, PCIN-	0, OPMODE= 00000100, BCOUT =	0, PCOUT =	0, P =	0, M =	0, CARRYOUT = 0, CARRYOUTF =
A= 131890, B=	206969,	C= 281473018162198	, D= 241380,	BCIN=	O, PCIN-	0, OPMODE= 10101010, BCOUT =	0, PCOUT =	0, P =	0, H =	0, CARRYOUT = 0, CARRYOUTF =
A= 79756, B=	49777,	C= 1582571964	, D= 167931,	BCIN-	O, PCIN-	0, OPMODE= 11011100, BCOUT =	0, PCOUT =	0, P =	0, M =	0, CARRYOUT = 0, CARRYOUTF =
A= 205291, B=	80821,	C= 281474032132751	, D= 77449,	BCIN=	O, PCIN=	0, OPMODE= 10111111, BCOUT =	0, PCOUT =	0, P =	0, M =	0, CARRYOUT = 0, CARRYOUTF =
A= 66262, B=	52354,	C= 954640241	, D= 226586,	BCIN=	O, PCIN=	0, OPMODE= 11010111, BCOUT =	0, PCOUT =	0, P =	0, M =	0, CARRYOUT = 0, CARRYOUTF =
A= 138701, B=	82693,	C= 1276692376	, D= 191260,	BCIN-	O, PCIN-	0, OPMODE= 11101100, BCOUT =	O, PCOUT -	0, P =	0, M =	0, CARRYOUT = 0, CARRYOUTF =
A= 132407, B=	144899,	C= 281474954550525	, D= 171774,	BCIN-	O, PCIN-	0, OPMODE= 00111110, BCOUT =	0, PCOUT =	0, P =	0, M =	0, CARRYOUT = 0, CARRYOUTF =
A= 100784, B=	121862,	C= 281473708653672	, D= 150802,	BCIN=	O, PCIN-	0, OPMODE= 11000101, BCOUT =	O, PCOUT =	0, P =	0, M =	0, CARRYOUT = 0, CARRYOUTF =

	Load A=		rk.F	F_Mux(f	ast5 C=		), I	-	0,	BCIN= (	, Р	IN= C	,	OPMODE:	- 000	00000,	BCOUT =		к, Р	COUT =	x,	P =	x,	м =	x,	CARRYO	UT = x	, CARR	YOUTF =
*	A=	0,	B=	0,	C=	(	), I	)=	0,	BCIN=	, P	EN=	٥,	OPMODE:	- 000	00000,	BCOUT =		D, P	COUT =	0,	P =	0,	М =	0,	CARRYO	OT = 0.	, CARR	YOUTF =
	A=	291,	B=	1110,	C=		, 1	0=	0,	BCIN=	, P	EN=	٥,	OPMODE:	= 000	00000,	BCOUT =		D, P	PCOUT =	۰,	P =	0,	М =	0,	CARRYO	UT = 0	, CARR	YOUTF =
	A=	79140,	B=	89729,	C= 28	147366706134	7, 1	5479	3,	BCIN=	, P	EN-	٥,	OPMODE:	- 000	01101,	BCOUT =		), P	PCOUT =	0,	P =	0,	М -	0,	CARRYO	UT = 0	, CARR	YOUTF =
	A=	79140,	B=	89729,	C= 28	1473667061347	7, 1	5479	3,	BCIN=	, P	IN-	٥,	OPMODE	000	01101,	BCOUT =	8972	9, P	PCOUT =	۰,	P =	0,	М =	0,	CARRYO	UT = 0,	, CARR	YOUTF =
	A= 2	17618,	B= :	254721,	C=	992211318	, 1	24910	1,	BCIN=	, P	IN-	,	OPMODE:	001	11101,	BCOUT =	8972	9, P	PCOUT =	۰,	P =	0,	М =	0,	CARRYO	UT = 0,	, CARR	YOUTF =
	A= 2	17618,	B= :	254721,	C=	992211318	, 1	24910	1,	BCIN=	, P	IN=	,	OPMODE:	= 001	11101,	BCOUT =	25472	l, P	PCOUT =	۰,	P =	0,	M =	7101153060,	CARRYO	UT = 0,	, CARR	YOUTF =
	A= 1	25433,	B= 1	206022,	C= 28	1474256589482	2, 1	23059	7,	BCIN=	, P	IN-	ο,	OPMODE:	- 111	00101,	BCOUT =	25472	l, P	PCOUT =	- 0,	P =	0,	М =	7101153060,	CARRYO	UT = 0,	, CARR	YOUTF =
	A= 1	25433,	B= :	206022,	C= 28	1474256589482	2, 1	23059	7,	BCIN=	, P	IN-	ο,	OPMODE:	- 111	00101,	BCOUT =	20602	2, P	PCOUT =	7101153060,	P =	7101153060,	М =	55431874578,	CARRYO	UT = 0,	, CARR	YOUTF =
	A=	56207,	B=	27122,	C= 28	1474775415528	B, I	0= 16967	8,	BCIN=	, P	EN= C	ο,	OPMODE:	- 110	00101,	BCOUT =	20602	2, F	COUT =	7101153060,	P =	7101153060,	М =	55431874578,	CARRYO	UT = 0,	, CARR	YOUTF =
#	A=	56207,	B=	27122,	C= 28	1474775415528	B, I	= 16967	8,	BCIN=	, P	IN= C	),	OPMODE:	= 110	00101,	BCOUT =	2712	2, F	PCOUT =	55431874578,	P =	55431874578,	M =	25841957526,	CARRYO	UT = 0,	, CARR	YOUTF =
#	A= 2	19181,	B= :	206437,	C=	91457290	), I	0= 22179	5,	BCIN=	, P	EN=	٥,	OPMODE:	= 100	00000,	BCOUT =	2712	2, F	PCOUT =	55431874578,	P =	55431874578,	М =	25841957526,	CARRYO	UT = 0,	, CARR	YOUTF =
	A= 2	19181,	B= :	206437,	C=	91457290	), I	22179	5,	BCIN=	, P	EN=	),	OPMODE:	= 100	00000,	BCOUT =	20643	7, P	PCOUT =	281449134753130,	P =	281449134753130,	М =	1524446254,	CARRYO	UT = 0,	, CARR	YOUTF =
	A=	52381,	B=	16022,	C= 28	1472942225421	ι, Ι	24373	1,	BCIN=	, P	EN=	),	OPMODE	= 010	10011,	BCOUT =	20643	7, E	PCOUT =	281449134753130,	P =	281449134753130,	М =	1524446254,	CARRYO	UT = 0,	, CARR	YOUTF =
	A=	52381,	B=	16022,	C= 28	147294222542	ι, Ι	0= 24373	1,	BCIN=	, P	IN=	٥,	OPMODE:	010	10011,	BCOUT =	1602	2, P	PCOUT =	281473452264402,	P =	281473452264402,	М =	45247068097,	CARRYO	OT = 1,	, CARR	YOUTF =
1	A= 2	15554,	B=	147118,	C= 28	1474570220239	, 1	25628	5,	BCIN=	, P	EN=	),	OPMODE:	001	00011,	BCOUT =	1602	2, P	PCOUT =	281473452264402,	P =	281473452264402,	М =	45247068097,	CARRYO	OT = 1,	, CARR	YOUTF =
į.	A= 2	15554,	B=	147118,	C= 28	1474570220239	, 1	25628	5,	BCIN=	, P	IN= (	٥,	OPMODE	= 001	00011,	BCOUT =	9661	3, P	PCOUT =	142056889794198,	P =	142056889794198,	М =	839248382,	CARRYO	UT = 1	, CARR	YOUTF =

#### Constraint file


```
## Clock signal
set property -dict {PACKAGE PIN W5 IOSTANDARD LVCMOS33} [get ports CLK]
create clock -period 10.000 -name sys clk pin -waveform {0.000 5.000} -add
[get ports CLK]
## Configuration options, can be used for all designs
set property CONFIG VOLTAGE 3.3 [current design]
set property CFGBVS VCCO [current design]
## SPI configuration mode options for QSPI boot, can be used for all designs
set property BITSTREAM.GENERAL.COMPRESS TRUE [current design]
set property BITSTREAM.CONFIG.CONFIGRATE 33 [current design]
set property CONFIG MODE SPIx4 [current design]
create_debug_core u ila 0 ila
set property ALL PROBE SAME MU true [get_debug_cores u_ila_0]
set property ALL PROBE SAME MU CNT 1 [get debug cores u ila 0]
set property C ADV TRIGGER false [get debug cores u ila 0]
set property C DATA DEPTH 1024 [get debug cores u ila 0]
set property C EN STRG QUAL false [get debug cores u ila 0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug cores u ila 0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set property C TRIGOUT EN false [get debug cores u ila 0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect debug port u ila 0/clk [get nets [list CLK IBUF BUFG]]
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe0]
set property port width 18 [get debug ports u ila 0/probe0]
connect debug port u ila 0/probe0 [get nets [list {B IBUF[0]} {B IBUF[1]}
{B IBUF[2]} {B IBUF[3]} {B IBUF[4]} {B IBUF[5]} {B IBUF[6]} {B IBUF[7]} {B IBUF[8]}
{B | IBUF[9]} {B | IBUF[10]} {B | IBUF[11]} {B | IBUF[12]} {B | IBUF[13]} {B | IBUF[14]}
{B_IBUF[15]} {B_IBUF[16]} {B_IBUF[17]}]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe1]
set property port width 18 [get debug ports u ila 0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {BCOUT_OBUF[0]} {BCOUT_OBUF[1]}}
{BCOUT_OBUF[2]} {BCOUT_OBUF[3]} {BCOUT_OBUF[4]} {BCOUT_OBUF[5]} {BCOUT_OBUF[6]}
{BCOUT OBUF[7]} {BCOUT OBUF[8]} {BCOUT OBUF[9]} {BCOUT OBUF[10]} {BCOUT OBUF[11]}
{BCOUT_OBUF[12]} {BCOUT_OBUF[13]} {BCOUT_OBUF[14]} {BCOUT_OBUF[15]} {BCOUT_OBUF[16]}
{BCOUT_OBUF[17]}]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe2]
set_property port_width 48 [get_debug_ports u_ila_0/probe2]
connect debug port u ila 0/probe2 [get nets [list {C IBUF[0]} {C IBUF[1]}}
{C IBUF[2]} {C IBUF[3]} {C IBUF[4]} {C IBUF[5]} {C IBUF[6]} {C IBUF[7]} {C IBUF[8]}
{C_IBUF[9]} {C_IBUF[10]} {C_IBUF[11]} {C_IBUF[12]} {C_IBUF[13]} {C_IBUF[14]}
\{C | BUF[15]\} \{\overline{C} | BUF[16]\} \{\overline{C} | BUF[17]\} \{\overline{C} | BUF[18]\} \{\overline{C} | BUF[19]\} \{\overline{C} | BUF[20]\}
{C IBUF[21]} {C IBUF[22]} {C IBUF[23]} {C IBUF[24]} {C IBUF[25]} {C IBUF[26]}
{C IBUF[27]} {C IBUF[28]} {C IBUF[29]} {C IBUF[30]} {C IBUF[31]} {C IBUF[32]}
{C IBUF[33]} {C IBUF[34]} {C IBUF[35]} {C IBUF[36]} {C IBUF[37]} {C IBUF[38]}
{C IBUF[39]} {C IBUF[40]} {C IBUF[41]} {C IBUF[42]} {C IBUF[43]} {C IBUF[44]}
{C_IBUF[45]} {C_IBUF[46]} {C_IBUF[47]}]]
create_debug_port u_ila_0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe3]
set property port width 18 [get debug ports u ila 0/probe3]
```

```
connect_debug_port u_ila_0/probe3 [get_nets [list {D_IBUF[0]} {D_IBUF[1]}}
{D IBUF[2]} {D IBUF[3]} {D IBUF[4]} {D IBUF[5]} {D IBUF[6]} {D IBUF[7]} {D IBUF[8]}
{D IBUF[9]} {D IBUF[10]} {D IBUF[11]} {D IBUF[12]} {D_IBUF[13]} {D_IBUF[14]}
{D IBUF[15]} {D IBUF[16]} {D IBUF[17]}]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe4]
set property port width 18 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {A_IBUF[0]} {A_IBUF[1]}}
{A IBUF[15]} {A IBUF[16]} {A IBUF[17]}]]
create_debug_port u_ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe5]
set_property port_width 36 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {M_OBUF[0]} {M_OBUF[1]}}
{M_OBUF[2]} {M_OBUF[3]} {M_OBUF[4]} {M_OBUF[5]} {M_OBUF[6]} {M_OBUF[7]} {M_OBUF[8]}
 \{ \texttt{M} \ \texttt{OBUF}[9] \} \ \{ \texttt{M} \ \texttt{OBUF}[10] \} \ \{ \texttt{M} \ \texttt{OBUF}[11] \} \ \{ \texttt{M} \ \texttt{OBUF}[12] \} \ \{ \texttt{M} \ \texttt{OBUF}[13] \} \ \{ \texttt{M} \ \texttt{OBUF}[14] \} 
{M OBUF[15]} {M OBUF[16]} {M OBUF[17]} {M OBUF[18]} {M OBUF[19]} {M OBUF[20]}
{M OBUF[21]} {M OBUF[22]} {M OBUF[23]} {M OBUF[24]} {M OBUF[25]} {M OBUF[26]}
{M OBUF[27]} {M OBUF[28]} {M OBUF[29]} {M OBUF[30]} {M OBUF[31]} {M OBUF[32]}
{M OBUF[33]} {M OBUF[34]} {M OBUF[35]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE_DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 8 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {OPMODE_IBUF[0]} {OPMODE IBUF[1]}}
{OPMODE_IBUF[2]} {OPMODE_IBUF[3]} {OPMODE_IBUF[4]} {OPMODE_IBUF[5]} {OPMODE_IBUF[6]} {OPMODE_IBUF[7]}]
create debug port u ila 0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 48 [get_debug_ports u_ila_0/probe7]
connect debug port u ila 0/probe7 [get nets [list {PCIN IBUF[0]} {PCIN IBUF[1]}
{PCIN IBUF[2]} {PCIN IBUF[3]} {PCIN IBUF[4]} {PCIN IBUF[5]} {PCIN IBUF[6]}
{PCIN IBUF[7]} {PCIN IBUF[8]} {PCIN IBUF[9]} {PCIN IBUF[10]} {PCIN IBUF[11]}
{PCIN IBUF[12]} {PCIN IBUF[13]} {PCIN IBUF[14]} {PCIN IBUF[15]} {PCIN IBUF[16]}
{PCIN_IBUF[17]} {PCIN_IBUF[18]} {PCIN_IBUF[19]} {PCIN_IBUF[20]} {PCIN_IBUF[21]}
{PCIN_IBUF[22]} {PCIN_IBUF[23]} {PCIN_IBUF[24]} {PCIN_IBUF[25]} {PCIN_IBUF[26]}
{PCIN_IBUF[27]} {PCIN_IBUF[28]} {PCIN_IBUF[29]} {PCIN_IBUF[30]} {PCIN_IBUF[31]}
{PCIN_IBUF[32]} {PCIN_IBUF[33]} {PCIN_IBUF[34]} {PCIN_IBUF[35]} {PCIN_IBUF[36]}
{PCIN_IBUF[37]} {PCIN_IBUF[38]} {PCIN_IBUF[39]} {PCIN_IBUF[40]} {PCIN_IBUF[41]}
{PCIN_IBUF[42]} {PCIN_IBUF[43]} {PCIN_IBUF[44]} {PCIN_IBUF[45]} {PCIN_IBUF[46]}
{PCIN IBUF[47]}]
create debug port u ila 0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 48 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {P_OBUF[0]} {P_OBUF[1]}
\{P \cup BUF[2]\} \{\overline{P} \cup BUF[3]\} \{P \cup BUF[4]\} \{P \cup BUF[5]\} \{P \cup BUF[6]\} \{P \cup BUF[7]\} \{P \cup BUF[8]\} 
{P OBUF[9]} {P OBUF[10]} {P OBUF[11]} {P OBUF[12]} {P OBUF[13]} {P OBUF[14]}
\{P \cup BUF[15]\} \{\overline{P} \cup BUF[16]\} \{\overline{P} \cup BUF[17]\} \{\overline{P} \cup BUF[18]\} \{\overline{P} \cup BUF[19]\} \{\overline{P} \cup BUF[20]\} \{\overline{P} \cup BUF[16]\} \{\overline{P} \cup
{P OBUF[21]} {P OBUF[22]} {P OBUF[23]} {P OBUF[24]} {P OBUF[25]} {P OBUF[26]}
{P_OBUF[27]} {P_OBUF[28]} {P_OBUF[29]} {P_OBUF[30]} {P_OBUF[31]} {P_OBUF[32]}
{P_OBUF[33]} {P_OBUF[34]} {P_OBUF[35]} {P_OBUF[36]} {P_OBUF[37]} {P_OBUF[38]}
{P_OBUF[39]} {P_OBUF[40]} {P_OBUF[41]} {P_OBUF[42]} {P_OBUF[43]} {P_OBUF[44]}
{P_OBUF[45]} {P_OBUF[46]} {P_OBUF[47]}]]
create_debug_port u_ila_0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe9]
set property port width 1 [get debug ports u ila 0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list CARRYOUTF_OBUF]]
create_debug_port u_ila_0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect debug port u ila_0/probe10 [get_nets [list CEA_IBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe11]
```

```
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect debug port u ila 0/probel1 [get nets [list CEB IBUF]]
create_debug_port u_ila_0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe12]
set property port width 1 [get debug ports u ila 0/probe12]
connect debug port u ila 0/probe12 [get nets [list CEC IBUF]]
create debug port u ila 0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list CECARRYIN_IBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set property port width 1 [get debug ports u ila 0/probe14]
connect debug port u ila 0/probe14 [get nets [list CED IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list CEM IBUF]]
create_debug_port u_ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe16]
set property port width 1 [get debug ports u ila 0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list CEOPMODE_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get nets [list CEP IBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe18]
set property port width 1 [get debug ports u ila 0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list CLK_IBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe19]
set property port width 1 [get debug ports u ila 0/probe19]
connect debug port u ila 0/probe19 [get nets [list RSTA IBUF]]
create_debug_port u_ila_0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe20]
set property port width 1 [get debug ports u ila 0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list RSTB_IBUF]]
create_debug_port u_ila_0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe21]
set property port width 1 [get debug ports u ila 0/probe21]
connect debug port u ila 0/probe21 [get nets [list RSTC IBUF]]
create_debug_port u_ila_0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect debug port u ila 0/probe22 [get nets [list RSTCARRYIN IBUF]]
create_debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe23]
set property port width 1 [get debug ports u ila 0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list RSTD_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect debug port u ila 0/probe24 [get nets [list RSTM IBUF]]
create_debug_port u_ila_0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe25]
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list RSTOPMODE_IBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe26]
set property port width 1 [get_debug_ports u_ila_0/probe26]
connect debug port u ila 0/probe26 [get nets [list RSTP IBUF]]
set property C CLK INPUT FREQ HZ 300000000 [get debug cores dbg hub]
```


```
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets CLK_IBUF_BUFG]
```


## Elaboration:








## - Synthesis:













## - Implementation:

