Lab 1 Setup and Synthesis Flow

Copyright (c) 2020 Minaduki Shigure.

专业: 电子科学与技术 学号: 171180571 姓名: 吴康正

实验步骤

按照要求修改文件common_setup.tcl如下:

在Design Compiler的终端输入如下命令进行验证:

```
dc_shell> source common_setup.tcl
dc_shell> source dc_setup.tcl
dc_shell> read_verilog rt1/TOP.v
dc_shell> source scripts/TOP.con
dc_shell> compile_ultra
dc_shell> report_constraint -all_violators
dc_shell> report_timing
dc_shell> write -format verilog -hier -output mapped/TOP.gv
dc_shell> write -format ddc -hier -output mapped/TOP.ddc
```

实验结果

成功输出了设计文件TOP.gv和TOP.ddc。

思考题

```
1. What is the Link library?
```

```
* sc max.db
```

2. What is the Target library? sc max.db

- 3. What is the Symbol library? sc.sdb
- 4. What user directories have been added to the Search path? ../ref/libs/mw lib/sc/LM ./rtl . /scripts