

# BIT.C MACHINE (REV 3.3)

A simple, Turing-complete and easy to recreate CPU architecture.

## SPECS

### Registers:

- 16, 64-bit general purpose registers all initialized to zero. Can be accessed with the notion `[rA]`, `[rB]`, `[rC]`, ..., `[rP]`.
- 3 special registers: `LAST`, `PC` and `ERR`. `LAST` can only be set by instruction outputs and not directly, And cannot be read. `PC` can be set and read using the `pc` instruction. `ERR` will only be set to an error code in case of an error and followed immediately by a CPU halt.

### Memory:

By default, The bit machine has `[131,072]` bytes of random-access memory. `[16,384]` bytes of this memory starting from `[0]` are for the system code. The usual, Non-magic-addressed memory starts at 20,001. And inbetween `[16,384 ... 20,000]` exist the magic addresses needed to interact with modules outside the CPU and RAM. Extra memory could theoretically be achieved using 3rd-party input devices.

### Addressing modes:

`[1 <constant>]`: A constant value. Cannot be used in `[addr]` mode for addressing modes.

`[01 <register>]`: If used as a destination, It will write to the specified register. Otherwise, It will read the value from said register.

`[00 <register>]`: If used as a destination, It will write to the memory address pointed to by the value of the specified register. Otherwise, It will read from the same memory address.

## INSTRUCTIONS:

`[00]`: Manager instruction ( $2^{x+3}$ )

- `[00]` Halt: This instruction will stop all execution immediately forever. Should be preceded by a shutdown preparation.
- `[11]` ( $2^{3+3}$ ) 64-bit mode: Puts the machine in 64-bit mode. In this setting, Each instruction is 64 bits and an address mode is 30 bits.
- `[10]` ( $2^{2+3}$ ) 32-bit mode: Puts the machine in 32-bit mode. In this setting, Each instruction is 32 bits and an address mode is 14 bits.
- `[01]` ( $2^{1+3}$ ) 16-bit mode: The smallest instruction size. In this mode, Each instruction is 16 bits and an address mode is 6 bits. Useful for saving space when working only with registers or pre-set registers containing a memory address.

#### 01: MOV instruction

- Syntax:
  - `mov(data from, addr to)`
- Moves data between two places. Which each could be a register, A memory address-containing register, etc.
- **Notice:** This instruction can be written using the math instruction as follows:

```
1 macro mov(SRC, DEST)
2   math nand DEST, $0 ; Becomes all 1s
3   math nand DEST, DEST ; Becomes all 0s
4   math add DEST, SRC ; 0 + x == x
5 end mov
```

#### 10: PC (program counter) instruction

- Syntax:
  - `pc(bit get/set, bit[3]? flags, data target)`
  - `pc(<set>, addr target)`
  - `jmp(bit(3) flags, data target) == pc(get, ...)`
- If the first bit is set, The machine will jump to said target in memory (Sets `PC` to target) if any of the flags match the `LAST` register.
- If the first bit is not set, The target type changes to an `addr`. The flags are ignored and the current value of `PC` incremented by 1 is written to `target`.
- The `LAST` register is a special register that cannot be read from the code and can only be set by the code and used by the JMP instruction. It is set to `from` in `mov`, `0` in `manager`, Doesn't change in `jmp` and set to the result in `mth`.

#### 11: MATH instruction

- Syntax:
  - `math(bit operation, addr left, data right)`
- If the first bit is set, The operation is `nand`. Equivalent C code would be `left = ~(left & right);`
- If it is not set, The operation is `add`. Equivalent C code would be `left += right;`

## MAGIC ADDRESSES:

**17,000**: Shutdown byte. If non-zero, The CPU is ready for shutdown and can safely be powered off. Usually followed by a halt instruction to prevent further changes.

**17,001**: Display ready byte. If non-zero, The CPU is ready to write to the screen. Should be set to zero by the display after the write is done and a clock cycle has passed.

**17,002**: Color mode byte. If non-zero, The CPU writes one RGB pixel at a time. If zero, The CPU writes 24 B&W pixels to the screen. This setting should only be set by the CPU.

**17,003 ... 17,005**: If in B&W mode, 24 B&W pixels in these locations are written to the display. If in color mode, They each indicate a setting of RGB.

**17,006 and 17,007**: X position bytes. Indicate where the display should write the said pixel(s). Maximum width is therefore capped to 65,536 pixels.

**17,008 and 17,009**: Y position bytes. Indicate where the display should write the said pixel(s). Maximum height is therefore capped to 65,536 pixels.

**17,010**: Input ready byte. If non-zero, It means that input from the keyboard is available. Can be set by the CPU and the keyboard. The keyboard should only write to this if it is already **0**.

**17,011**: Input byte. Should only be set by the keyboard if it is zero. The CPU should clear this byte after it is done.

**17,012 ... 17,020**: The current time as a unix timestamp. Should only be set by the cmos clock.

**17,021 ... 17,037**: The current clock cycle count. Should only be set by the system clock.

**17,038**: 3rd-party input type. Can support up to 256 types. Reads/Writes 8 bytes at a time. Type 0 should be the hard drive, Type 1 should be the mouse if available, And the rest are up to the user.

**17,039 ... 17,046**: Input index bytes. Indicates a `uint64`.

**17,047**: 3rd-party input ready byte. Can be set by the CPU and the keyboard. The 3rd-party input should only write to this if it is already **0**.

**17,048 ... 17,057**: 3rd-party input value. 8 bytes of input. Should be set to zero after the CPU is done reading them.

**TODO:** Magic address documentation for writing data to 3rd-party devices

# ASSEMBLER USAGE GUIDE

## HLT

- Subset of <manager> instruction.

Halts the program. Instruction is `0000`.

**MODE64:** Subset of <manager> instruction.

Switches the program to 64-bit mode. Instruction is `0001`.

**MODE32:** Subset of <manager> instruction.

Switches the program to 32-bit mode. Instruction is `0010`.

**MODE16:** Subset of <manager> instruction.

Switches the program to 16-bit mode. Instruction is `0011`.

## MOV

```
1 mov $20001, rA      ; set rA to 20,001
2 mov $5, mA          ; set memory address 20,001 to $5
```

## MATH

```
1 math nand rA, $5     ; rA = ~(rA & 5)
2 math add rA, rB      ; rA += rB
```

## PC/JMP

```
1 jmp (zero or more) rA ; jump to memory in rA if LAST >= 0
2 pc set (less or more) rB ; jump to memory in rB if LAST != 0
3 pc get rD              ; write PC to rD
```

## Macros

```
1 macro name(arg1, arg2)
2     mov arg1, rA
3     mov arg2, rB
4 end name
5
6 @name($5, $6)          ; moves 5 to rA and 6 to rB.
```

```
1 define name $20001
2 mov !name, rF          ; equivalent to mov $20001, rF
```



```

1 macro Multiply(left, right)
2     mov right, rA
3     mov $0, rB
4     mov $0, rD
5     math nand rB, rB          ; -1
6     pc set rC
7     math add rD, left        ; rD += left
8     math add rA, rB
9     jmp (less or more) rC    ; repeat until zero
10    mov rD, left
11 end Multiply
12
13 macro Read3rdParty(type, dest)
14     @Write(type, $17038)    ; 3rd-party input type magic address
15     mov $17039, rA
16     pc set rB
17     math add mA, $0          ; get value in mA
18     jmp (zero) rB           ; block until non-zero
19     mov rA, rE               ; stash for clearing later
20     mov $17040, rA
21     mov dest, rB
22     mov $8, rC
23     pc set rD
24     mov mA, mB
25     mov $0, mA
26     math add rA, $1
27     math add rB, $1
28     @Decrement(rE)
29     jmp (less or more) rD
30     mov $0, mE               ; clear everything up
31 end Read3
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61

```