```
[1] #include "bit.h"
 [2] #include <stdio.h>
 [4] const char hexchars[] = "0123456789abcdef";
[6] byte findIndex(char l) {
[7]
         switch (l) {
            case '0' ... '9': return l - '0';
case 'a' ... 'z': return l - 'a' + 10;
case 'A' ... 'Z': return l - 'A' + 10;
 [8]
 [9]
[10]
[11]
             default: return -1;
[12]
         }
[13] }
[15] byte hex2int(char left, char right) {
[16]
         bool imuseless = 0;
[17]
          return (findIndex(left) << 4) | findIndex(right);
[18] }
[20] bool isHex(char x) { return findIndex(x) != (byte) -1; }
[22] int main() {
         const string g = QUOTE(
[23]
[24]
              MOV 01\n
[25]
                 PADDING 0\n
[26]
                   VALUE IN REGISTER rA\n
[27]
                       01 0000000000000000000000000000000000\n
                  CONSTANT VALUE\n
[28]
[29]
                       1 000000000000000000000000000000000001\n
                  PADDING 0):
[30]
[31]
         (void) g;
[33]
         byte c[ 3 ] = { 11, 11, 254 / 2 };
         int index = 3;
while (c[ index ] > (byte) 10) {
[34]
[35]
             if (index == 3) index = 0;
char temp = getchar();
bool _ishex = isHex(temp);
[36]
[37]
[38]
[40]
              if (_ishex) {
[41]
                   if (index == 1) {
    c[1] = temp;
[42]
                       MEMORY[PC++] = hex2int(c[0], c[1]);
[43]
[44]
                       index++;
[45]
                   } else if (index == 0) {
                      c[ 0 ] = temp;
[46]
[47]
                       index++;
[48]
[50]
              index %= 2;
} else if (temp <= 10)
[51]
[52]
                  c[ index ] = 0;
[53]
          }
[55]
         PC = 0;
[57]
         while (!ERR) {
[58]
            run_inst();
[59]
              PC += 8;
[60]
[62]
         // mov $3, rA
         // 48 00 00 00 40 00 00 06
[63]
[65]
          printf("rA: %llu\ncycles: %llu", REGISTERS[ 0 ], (PC / 8) + 1);
[66] }
```

manual.h ------

```
[1] #define QUOTE(...) #__VA_ARGS__
[3] typedef unsigned long long uint64_t;
[4] typedef long long int64_t;
[6] typedef int64_t i64;
[7] typedef uint64_t u64;
[9] #define reg u64
[11] typedef unsigned char byte;
[12] typedef byte bool;
[13] typedef byte bit;
[14] typedef char *string;
[16] extern int printf(const char *, ...);
```

```
[18] const string err_list = QUOTE(\n\n\n
[20] List of error codes:\n
[21] 0 = No errors\n
[22] 1 = Exit success/Halt\n
[23] 2 = Memory write 00B\n
[24] 3 = Write to constant\n
[25] 4 = What the fuck even happened\n
[26] 5 = Register write 00B\n
[28] \n\n\n\n
[29] );;
```

^^^^^^ .. ^^^^^^^^

```
------ bit.h ------
 [1] #define MEM_SIZE 131072
 [2] #define SYS_CODE 16384
 [4] #include "manual.h"
[6] bool MEMORY[ MEM_SIZE ] = { [0 ... MEM_SIZE - 1] = 0 };
 [8] reg REGISTERS[ 16 ] = { [0 ... 15] = 0 };
                = 0;
 [9] reg LAST
[10] reg PC
[12] byte ERR = 0;
[13] // 2 = 64-bit
[14] // 1 = 32-bit
[15] // 0 = 16-bit
[16] byte MODE = 2;
[18] #define inst uint64_t
[20] byte get(i64 index) {
[21] if (index < MEM_SIZE) return MEMORY[ index ];
[22]
         return 0;
[23] }
[25] void set(i64 index, byte value) {
[26]      if (index < MEM_SIZE) MEMORY[ index ] = value;</pre>
         ERR = 2;
[27]
[28] }
[30] struct INSTRUCTION {
[31]
         bit instruction: 2;
[32]
         bit mode : 2;
         bit a1 : 1;
[33]
         i64 left_raw;
[34]
[35]
         i64 left;
         i64 right;
[36]
         bit flags: 3;
[37]
[38] }:
[40] i64 parsearg(i64 arg) \{
         short number = MODE == 2 ? 28 : MODE == 1 ? 12 : 4;
[41]
         i64 type = (arg & ((u64) 0b11 << number)) >> number;
i64 x = (arg & \sim((u64) 0b11 << number)) >> number;
[42]
[43]
[45]
         switch (type) {
            case 0b10:; // constant case 0b11:; // constant
[46]
[47]
                return (arg & ~((u64) 0b1 << (number + 1)));
[48]
              [49]
[50]
                 return REGISTERS[ x ];
[51]
[52]
              case 0b00:;
                                          // memory addr
[53]
                 if (x > 16) return 0; // silent cpu
[54]
                  i64 memaddr = REGISTERS[ x ];
[55]
                  if (memaddr > MEM_SIZE) return 0; // silent cpu
[56]
                  return MEMORY[ memaddr ];
[57]
         }
[59]
         return 0;
[60] }
[62] void writearg(i64 location, i64 data) {
         Short number = MODE == 2 ? 28 : MODE == 1 ? 12 : 4;

164 type = (location & ((u64) 0b11 << number)) >> number;

164 x = (location & ~((u64) 0b11 << number)) >> number;
[63]
[64]
[65]
                       = (location & ~((u64) 0b11 << number)) >> number;
[67]
         switch (type) {
[68]
             case 0b10:; // constant
[69]
              case 0b11:; // constant
[70]
                 ERR = 3;
[71]
                  return;
              case 01:; // register
[72]
                  if (x > 16) {
[73]
                      ERR = 5; // register write 00B
[74]
[75]
                      return:
```

```
[76]
[78]
            REGISTERS[x] = data:
            return;
[79]
[80]
         case 0b00:; // memory
           if (x > 16) {
[81]
[82]
               ERR = 5; // register write 00B
[83]
               return:
[84]
[86]
            i64 memaddr = REGISTERS[ x ];
[87]
            if (memaddr > MEM_SIZE) {
[88]
               ERR = 2; // memory write 00B
[89]
               return:
[90]
[92]
            for (int i = 0: i < 8: i++)
[93]
               MEMORY[ memaddr + i ] = (data & (0b111111111 << ((7 - i) * 8))) >> ((7 - i) * 8);
[94]
[95] }
[97] void run_inst() {
      if (ERR != 0) return; // halt if non-zero error code
[98]
[100]
      struct INSTRUCTION instruction = {}:
[102]
      // BEGIN get mode
[103]
      switch (MODE) {
[104]
         case 2: { // 64-bit mode
[105]
            inst code
[106]
               = ((u64) get(LAST) << (64 - 8 * 1)) | ((u64) get(LAST + 1) << (64 - 8 * 2))
                | ((u64) get(LAST + 2) << (64 - 8 * 3)) | ((u64) get(LAST + 3) << (64 - 8 * 4)) | ((u64) get(LAST + 4) << (64 - 8 * 5)) | ((u64) get(LAST + 5) << (64 - 8 * 6))
[107]
[108]
                 ((u64) \text{ qet}(LAST + 6) \ll (64 - 8 * 7)) \mid ((u64) \text{ qet}(LAST + 7) \ll (64 - 8 * 8));
[109]
[111]
            [112]
            [113]
            [114]
            [115]
            [116]
            [117]
            [118]
            instruction.instruction
[119]
               [120]
            instruction.mode
[121]
              [122]
            instruction.a1
[123]
               [124]
            instruction.left raw
[125]
              [126]
            instruction.left = parsearg(instruction.left_raw);
[127]
            instruction.right = parsearg(
              [128]
[129]
            instruction.flags
              [130]
[132]
            break;
         }
[133]
         case 1: { // 32-bit mode
[134]
            inst code = ((u64) get(LAST) << (32 - 8 * 1)) | ((u64) get(LAST + 1) << (32 - 8 * 2))
[135]
                     ((u64) get(LAST + 2) << (32 - 8 * 3))
[136]
                     | ((u64) get(LAST + 3) << (32 - 8 * 4)):
[137]
[130]
            // 0b111111111111111111111111111111 base
[140]
            [141]
            [142]
            [143]
            // 0b000111111111111111000000000000000 left ls15
[144]
            // 0b0000000000000000111111111111111 right ls1
[145]
            // 0b000000000000000011100000000000 flags ls12
[147]
            [148]
                          instruction.mode
[149]
                            instruction.a1
[150]
            instruction.left raw
                             = parsearg(instruction.left_raw);
= parsearg((code & 0b000000000000001111111111111110) >> 1);
= (code & 0b0000000000000001110000000000) >> 12;
[151]
            instruction.left
[152]
            instruction.right
            instruction.flags
[155]
[156]
         }
[157]
         case 0: { // 16-bit mode
            inst code = ((u64) get(LAST) << (16 - 8 * 1)) | ((u64) get(LAST + 1) << (16 - 8 * 2));
[160]
            instruction.instruction
[161]
              = ((code & ((u64) 0b1 << 15)) >> 14) | ((code & ((u64) 0b1 << 14)) >> 14);
[162]
            instruction.mode
[163]
              = ((code & ((u64) 0b1 << 13)) >> 12) | ((code & ((u64) 0b1 << 12)) >> 12);
            instruction.a1 = (code & ((u64) 0b1 << 13)) >> 13;
instruction.left_raw = (code & ((u64) 0b111111 << 7) >> 7) & 0b111111;
[164]
[165]
[166]
            instruction.left
                          = parsearg(instruction.left raw);
                         = parsearg(((code & ((u64) 0b1111111 << 1)) >> 1) & 0b111111);
[167]
            instruction.right
[168]
            instruction.flags
                         = (code & ((u64) 0b111 << 4)) >> 4;
```

```
[170]
                    break;
[171]
[172]
               default: { // What
[173]
                    ERR = 4;
[174]
                    return;
[175]
[176]
           } // END get mode
           switch (instruction.instruction) {
               case 0b00:; // MNG
   switch (instruction.mode) {
[179]
[180]
                        case 00:; // HALT
ERR = 1:
[181]
[182]
[183]
                             return:
                        case 01: // MODE16
[184]
                             MODE = 0:
[185]
[186]
                             return;
                        case 10: // MODE32
MODE = 1;
[187]
[188]
[189]
                        return;
case 11: // MODE64
[190]
                             MODE = 2;
[191]
[192]
                             return:
[193]
                   }
[194]
               case 0b01:; // MOV
[195]
                    LAST = instruction.right;
[196]
                    writearg(instruction.left_raw, instruction.right);
[197]
                    return;
[198]
               case 0b10:; // PC
[199]
                   switch (instruction.a1) {
[200]
                         case 0:; writearg(instruction.left_raw, PC + 1); return;
[201]
                         case 1:;
[202]
                             bit flags = (!!(instruction.flags & 0b100) && LAST == 0)
                                           || (!!(instruction.flags & 0b10) && LAST < 0)
|| (!!(instruction.flags & 0b1) && LAST > 0);
[203]
[204]
[206]
                             if (flags) PC = instruction.left;
[207]
                             return;
[208]
[209]
               case 0b11: // MTH
[210]
                    switch (instruction.a1) {
[211]
                        case 0:; // add
                             LAST = instruction.left + instruction.right;
[212]
                             writearg(instruction.left_raw, LAST);
[213]
[214]
                             return;
                         case 1:; // nand
  LAST = ~(instruction.left & instruction.right);
[215]
[216]
                             writearg(instruction.left_raw, LAST);
[217]
[218]
                             return:
[219]
                    }
[220]
           }
```

[221] }