Assignment - 6

GoodLuck Page No.

Problem statement :-

& display the table content pointed by GDTR/LDJR & IDTR.

Objective :-

of display contents of LDTR, GDTR, IDTR.

outcome :-

descriptor tables in system also different registers associated with it.

Theory :-

GDTR: It is a 48 bits long it stores
32 bit base address of the global
discriptor table \$ 16 bit limit of that
table.

IDTR: This register also holds 32 bit base address of interrupt descriptor table & 16-bit limit of the same.

32 bit Base Address 16 bit limit |
GDTR/IDTR Architecture

LDTR/TR-LDTR is used to store base address of local descriptor table it

TR to task registers it stores address of ten descriptor. It to also 14 bits long.

16 bit Address LDTR/TR Anchitecture

MSW - It to 16 bits long. The machine status word, amtains bits to detail

- 1) PG (Paging)
- 2) ET (Extension Table)
- 3) TS (Task Switched)
- 4) EM (Emulate Caprocessor)
- 6) PE (Protection Enable). others are reserved bits

Steps

- I Use instauctions like
 - D SGDT 2) SIDT 3) SLDT 4) SIR 5) SMSW.
- SLDT: store local descriptor table regester the post-auction stones the values in the source to the global interrupt descriptor table
- GTR: It . Stores the 16 bit value of task neglister on given operand.

SMSW 3 Stores to bet mobile to given Test case : GDTR PS FF 58 9080 :007F LDTR 15 0000 IDTR is proyecood : offe TR PS 0040 MSW PS 0033 Conclusion:

Thus we printed the values present in GDTR, IDTR, LDTR, TR, MSW.