Total No. of Questions-8]

[Total No. of Printed Pages-3

Seat No.

[5152]-564

## S.E. (Computer) (I Sem.) EXAMINATION, 2017 COMPUTER ORGANIZATION AND ARCHITECTURE (2015 PATTERN)

Time : Two Hours

Maximum Marks: 50

N.B.: (i) Neat diagrams must be drawn wherever necessary.

- (ii) Figures to the right indicate full marks.
- (iii) Use of calculator is allowed.
- (iv) Assume suitable data, if necessary.
- 1. (a) Multiply the following using Booth' algorithm

  Multiplicand = +11

  Multiplier = -6
  - (b) Explain in brief seven RAID levels.

Or

- 2. (a) Show the general structure of IAS Computer and explain. [6]
  - (b) Draw and explain the flowchart of restoring division algorithm. [6]

P.T.O.

3.	(a)	What is the use of DMA? Explain cycle stealing in DMA. [6	3]
	(b)	Explain the following addressing modes with one example	е
		each:	3]
		(i) Immediate	
		(ii) Register Indirect	
		The state of the s	
		(iti) Direct Addressing	
		Or Co	
4.	(a)	Differentiate between programmed I/O and interrup	ot
		driven I/O.	6]
	(b)	What is machine instruction? Explain types of instructions.	6]
5.	(a)	What are various hazards in instruction pipelining	2
	(4)	Explain.	7)
			16]
	(b)	Write a short note on superscalar execution and superscal	
		implementation.	[6]
		Sign of the second seco	
		Or	
	(a)	Explain the instruction cycle in detail.	[6]
	<i>(b)</i>	List and explain various ways in which an instruction pipeli	ne
		can deal with conditional branch instructions.	[7]
5152	]-564	2	

- 7. (a) Compare horizontal and vertical microinstruction format. [6]
  - (b) Explain in detail microinstruction sequencing organization. [7]

Or

- 8. (a) Compare Hardwired control over micro-programmed control. [6]
  - (b) Write a control sequence for the following instruction for single bus organization: ADD (R3), R1. [7]

[5152]-564

## Marking Scheme

Q.	1 a)	Answer = -66 Each cycle = 1 ½ Mark 1 ½ * 4 = 6 Marks	[6]
	b)	1 Level = 1 Marks 1*6 = 6 Marks	[6]
Q.	2 a)	structure of IAS Computer = 2 Marks explanation of MAR, MBR, IBR, IR, PC, AC & MQ = 4 Marks	[6]
	b)	Flowchart = 4 Marks Explanation = 2 Marks	[6]
Q.	3 a)	use of DMA = 2 Marks	[6]
	b	<ul> <li>i) Immediate 2 Marks = Explanation = 1 + Example 1</li> <li>(ii) Register Indirect 2 Marks = Explanation = 1 + Example 1</li> <li>(iii) Direct Addressing 2 Marks = Explanation = 1 + Example 1</li> </ul>	[6]
		OR	563
Q.	4 a)	Each point of Differentiation = 2 Marks 2*3=6 Marks	[6]
	b	machine instruction Definition =1 Marks  Types of instructions = 5 Marks (Explanation with examples of each type)  Data Processing = 1 Marks  Data storage = 1 Marks  Data Movement =1 Marks  Control = 2 Marks	[6]
Q.:	5 a)	Data Hazards = 3 Marks Resource Hazard = 2 Marks Control Hazards = 2 Marks	[7]
	b	Explanation of superscalar execution = 3 Marks Explanation of superscalar implementation = 3 Marks OR	[6]
Q.	6 a)	State Diagram = 3 Marks Explanation = 3 Marks	[6]
	11	1	P.T.0

	b)	Listing = 2 Marks Explanation of following point =1 Marks each  • Multiple Streams  • Prefetch branch target  • Loop Buffer  • Branch prediction  • Delayed branch	[7]
Q.7	a)	Each point of comparison = 2 Marks 2*3=6 Marks	[6]
	b)	micro instruction sequencing Diagram = 3 Marks Explanation = 4 Marks  OR	[7]
Q. 8	a)	Each point of comparison = 2 Marks 2*3=6 Marks.	[6]
	b)	Instruction fetch = 2 Marks Operand Fetch= 2 Marks Execution of instruction steps= 3 Marks	[7]

