Total No. of Questions—8]

Total No. of Printed Pages—2

Seat
No.

[5559]-184

S.E. (Computer) (I Sem.) EXAMINATION, 2019

COMPUTER ORGANIZATION AND ARCHITECTURE

(2015 PATTERN)

Time: Two Hours

Maximum Marks: 50

Instructions to the candidates:

1) Neat diagrams must be drawn wherever necessary.

2) Figures to the right side indicate full marks.

3) Use of Calculator is allowed.

4) Assume Suitable data if necessary

Q.1	a)	Draw and explain flow chart of non restoring division algorithm [6]
	b)	Write short note on [6]
	•	1.PROM
		2.EPROM
		OR
Q.2	a)	Draw and explain hardware implementation of Booth's Algorithm [6]
. 6	b)	Draw and explain memory hierarchy [6]
	-,	S. S. M. C. M. S.
Q.3	a)	Write short note on Infini Band and Infini band Architecture [6]
Q.5	,	Carly Die
		Explain following addressing modes with one example each [6]
	b)	
		a. auto increment
		b. auto decrement
		c. immediate
		5010000
		OR
Q.4	a)	Draw and explain I/O channels with diagram. OR Nutriples to 6[6]
V		The state of the s
	b)	What is opcode and operand? How machine instruction is represented in X86? [6]
	- /	

P.T.O.

Q.5	a)	Discuss in detail 1. Instruction level and machine level parallelism	[6]
		2. Instruction Issue Policy	
Ý	b)	Enlist and explain Use visible registers and control and status registers OR	[7]
Q.6	a)	Draw and explain instruction cycle state diagram	[7]
	b)	Enlist features of 8086 microprocessor.	[6]
Q.7	a)	Write a Control Sequence for Conditional Branch Instruction?	[7]
			·
	b)	Explain How to Fetching a word from Memory and how to store a Word into Memory ? OR	[6]
Q. 8	a)	Explain in detail State Table Design Method for Hardwired Control?	[7]
	b) 🕠	Explain Vertical Microinstruction format	[6]
		R.V. Bidwe	
		PICT, Pune	
		976683282	
[5559]	-184	2	
		iki katika maka dinakatan mana alimatan dinaka	
		Scanned by C	amScanner

[5559]-184

Marking Scheme

Q.1	a)	Flow chart= 4 Marks Explanation = 2 Marks	[6]
	b)	PROM= 3 Marks EPROM=3 Marks	[6]
		OR	
Q.2	a)	Diagram = 3 Marks Explanation = 3 Marks	[6]
	b)	Diagram = 3 Marks Explanation = 3 Marks	[6]
Q.3	a)	InfiniBand = 3 Marks	[6]
	b)	Infiniband Architecture = 3 Marks auto increment = 2 Marks auto decrement = 2 Marks immediate= 2 Marks	[6]
		OR	
Q.4	a)	Diagram = 3 Marks Explanation = 3 Marks	[6]
	b)	Opcode= 2 Marks Operand= 2 Marks Machine Instruction representation = 2Marks	[6]
Q.5	a)	 Instruction level and machine level parallelism Instruction Issue Policy 	[6]
	b)	User visible registers: 4 Marks General Purpose registers Data Registers Address Registers	[7]
		Control and status registers: 3 Marks	
0.6		OR	(7)
Q.6	a)	Diagram= 4 Marks Explanation = 3 Marks	[7]
	b)	Explanation – 3 Marks Each feature: 1 Mark 6 features: 6 Marks	[6]

Fold.

Q./	a)	Control Sequence for Conditional Branch Instruction = 7 Marks		[7
	b)	Fetching a word from Memory= 3 Marks store a Word into Memory 3 Marks		[6
Q. 8	a) b)	State Table Design Method for Hardwired Control Diagram = 3 Marks Explanation = 3 Marks	=3 m=4	[7 [6

Bial