VHDL code for full adder using Behavioral modeling

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity full adder is
Port (a: in STD_LOGIC;
b: in STD_LOGIC;
c: in STD LOGIC;
sum: out STD LOGIC;
cout : out STD_LOGIC);
end full adder;
architecture test fa of full adder is
begin
process(a,b,c)
begin
if(a='o' and b='o' and c='o') then
sum <= 'o';cout <= 'o';
elsif( a='o' and b='o' and c='1')then
sum <= '1';
cout <= 'o';
elsif (a='o' and b='1' and c='o') then
sum <= '1';
cout <= 'o ';
elsif( a='o' and b='1' and c='1')then
sum <= '0';
cout <= '1';
elsif( a='1' and b='0' and c='0')then
sum <= '1';
cout <= 'o';
elsif( a='1' and b='0' and c='1')then
sum <= '0';
cout <= '1';
elsif( a='1' and b='1' and c='0')then
sum <= 'o';
cout <= '1';
else
sum <= '1';
cout <= '1';
end if:
end process;
end test_fa;
```

Test bench Code for Full Adder:

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
```

```
ENTITY tb_test_fa IS
END tb_test_fa;
ARCHITECTURE behavior OF tb test fa IS
COMPONENT test_Full_Adder
PORT(
x: IN std_logic;
y: IN std_logic;
z : IN std_logic;
sum: OUT std_logic;
cout: OUT std_logic
);
END COMPONENT;
--Inputs
signal x : std_logic := 'o';
signal y : std_logic := 'o';
signal z : std_logic := 'o';
--Outputs
signal sum : std_logic;
signal cout : std_logic;
-- No clocks detected in port list. Replace < clock> below with
-- appropriate port name
BEGIN
-- Instantiate the Unit Under Test (UUT)
uut: test Full Adder PORT MAP (
x => x,
y => y,
z => z,
sum => sum,
cout => cout
);-- Stimulus process
process
begin
x <= '0';
y <= '0';
z <= '0';
wait for 10 ns;
x <= 'o';
y <= '0';
z <= '1';
wait for 10 ns;
x <= 'o';
y <= '1';
z <= 'o';
wait for 10 ns;
x <= 'o';
y <= '1';
z <= '1';
wait for 10 ns;
x <= '1';
```

```
y <= 'o';
z <= '0';
wait for 10 ns;
x <= '1';
y <= 'o';
z <= '1';
wait for 10 ns;
x <= '1';
y <= '1';
z <= '0';
wait for 10 ns;
x <= '1';
y <= '1';
z <= '1';
wait for 10 ns;
end process;
END;
```

VHDL code for full adder using Data flow modeling

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity full_adder is
Port (a:in STD_LOGIC;
b:in STD_LOGIC;
c:in STD_LOGIC;
sum:out STD_LOGIC;
cout:out STD_LOGIC);
end full_adder;
architecture test_fa of full_adder is
begin
sum <= A XOR B XOR Cin;
cout <= (A AND B) OR (Cin AND A) OR (Cin AND B);
end test_fa;</pre>
```

Test bench Code for Full Adder:

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
ENTITY tb_test_fa IS
END tb_test_fa;
ARCHITECTURE behavior OF tb_test_fa IS
COMPONENT test Full Adder
PORT(
x : IN std_logic;
y: IN std logic;
z: IN std logic;
sum: OUT std_logic;
cout: OUT std_logic
);
END COMPONENT;
--Inputs
signal x : std logic := 'o';
signal y : std_logic := 'o';
signal z : std_logic := 'o';
--Outputs
signal sum: std logic;
signal cout: std_logic;
-- No clocks detected in port list. Replace <clock> below with
-- appropriate port name
BEGIN
-- Instantiate the Unit Under Test (UUT)
uut: test_Full_Adder PORT MAP (
x => x,
y => y,
z => z,
```

```
sum => sum,
cout => cout
);-- Stimulus process
process
begin
wait for 5 ns;
x <= '0';
y <= 'o';
z <= '0';
wait for 10 ns;
x <= '0';
y <= 'o';
z <= '1';
wait for 10 ns;
x <= '0';
y <= '1';
z <= '0';
wait for 10 ns;
x <= '0';
y <= '1';
z <= '1';
wait for 10 ns;
x <= '1';
y <= 'o';
z <= '0';
wait for 10 ns;
x <= '1';
y <= 'o';
z <= '1';
wait for 10 ns;
x <= '1';
y <= '1';
z <= '0';
wait for 10 ns;
x <= '1';
y <= '1';
z <= '1';
wait for 10 ns;
end process;
END;
```

VHDL code for full adder using structural modeling

Step1: VHDL code for Half Adder:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity test_HA is
Port (a:in STD_LOGIC;
b:in STD_LOGIC;
sum:out STD_LOGIC;
cout:out STD_LOGIC);
end test_HA;
architecture data_flow_test of test_HA is
begin
sum<= a xor b;
cout<= a and b;
end data_flow_test;
```

Step 2: VHDL code for OR gate:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity test_or is
Port ( p : in STD_LOGIC;
q : in STD_LOGIC;
r : out STD_LOGIC);
end test_or;
architecture data_flow_test of test_or is
begin
r<= p or q;
end data_flow_test;</pre>
```

Step3: VHDL code for full adder using structural modeling:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity test_Full_Adder is
```

```
Port (x:in STD LOGIC;
y: in STD_LOGIC;
z:in STD_LOGIC:
sum : out STD_LOGIC;cout : out STD_LOGIC);
end test_Full_Adder;
architecture Structural test of test Full Adder is
component test HA is
Port (a: in STD_LOGIC;
b: in STD_LOGIC;
sum: out STD_LOGIC;
cout : out STD_LOGIC);
end component;
component test or is
Port (p: in STD_LOGIC;
q: in STD_LOGIC;
r: out STD_LOGIC);
end component;
signal sum1,carry1,carry2:STD_LOGIC;
begin
comp1:test HA port map(x,y,sum1,carry1);
comp2:test HA port map(sum1,z,sum,carry2);
comp3:test_or port map(carry1,carry2,cout);
end Structural test;
```

Test bench Code for Full Adder:

```
LIBRARY ieee:
USE ieee.std logic 1164.ALL;
ENTITY tb_test_fa IS
END tb test fa;
ARCHITECTURE behavior OF tb_test_fa IS
COMPONENT test Full Adder
PORT(
x : IN std_logic;
y: IN std_logic;
z: IN std logic;
sum: OUT std_logic;
cout: OUT std_logic
);
END COMPONENT;
--Inputs
signal x : std_logic := 'o';
signal y : std_logic := 'o';
signal z : std_logic := 'o';
--Outputs
```

```
signal sum : std_logic;
signal cout : std_logic;
-- No clocks detected in port list. Replace <clock> below with
-- appropriate port name
BEGIN
-- Instantiate the Unit Under Test (UUT)
uut: test_Full_Adder PORT MAP (
x => x,
y => y,
z => z,
sum => sum,
cout => cout
);-- Stimulus process
process
begin
x <= '0';
y <= '0';
z <= '0';
wait for 10 ns;
x <= '0';
y <= '0';
z <= '1';
wait for 10 ns;
x <= '0';
y <= '1';
z <= '0';
wait for 10 ns;
x <= '0';
y <= '1';
z <= '1';
wait for 10 ns;
x <= '1';
y <= '0';
z <= '0';
wait for 10 ns;
x <= '1';
y <= '0';
z <= '1';
wait for 10 ns;
x <= '1';
y <= '1';
z <= '0';
wait for 10 ns;
x <= '1';
y <= '1';
z <= '1';
wait for 10 ns;
end process;
END
```

VHDL code for 4:1 MUX

END COMPONENT;

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity mux_test is
port(
A,B,C,D: in STD LOGIC;
So,S1: in STD LOGIC;
Z: out STD_LOGIC
);
end mux_test;
architecture beh test of mux test is
begin
process (A,B,C,D,So,S1) is
begin
if (So = 'o' \text{ and } S1 = 'o') then
Z \leq A;
elsif (So ='1' and S1 = '0') then
Z \leq B;
elsif (So ='0' and S1 = '1') then
Z \leq C;
else
Z \leq D;
end if;
end process;
end beh test;
Test Bench Code for 4 to 1 Multiplexer:
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY tb_mux_test IS
END tb mux test;
ARCHITECTURE behavior OF tb mux test IS
-- Component Declaration for the Unit Under Test (UUT)
COMPONENT mux_test
PORT(
A: IN std_logic;
B: IN std_logic;
C: IN std_logic;
D: IN std_logic;
So: IN std_logic;
S1: IN std logic;
Z:OUT std_logic
);
```

```
--Inputs
signal A : std_logic := 'o';
signal B : std_logic := 'o';
signal C : std_logic := 'o';
signal D : std_logic := 'o';
signal So : std_logic := 'o';
signal S1 : std_logic := 'o';
--Outputs
signal Z : std_logic;
BEGIN
uut: mux_test PORT MAP (
A => A,
B \Rightarrow B,
C \Rightarrow C,
D \Rightarrow D,
So => So,
S1 => S1,
Z \Rightarrow Z
);
process
begin
wait for 5 ns;
A <= '1';
B \le 'o';
C <= '1';
D <= 'o';
So <= '0'; S1 <= '0';
wait for 10 ns;
So <= '0'; S1 <= '1';
wait for 10 ns;
So <= '1'; S1 <= '0';
wait for 10 ns;
So <= '1'; S1 <= '1';
wait for 10 ns;
end process;
END;
```