Total	No.	of	Questions—8]
-------	-----	----	--------------

[Total No. of Printed Pages—2

Seat	,41
No.	10

[5252]-564

## S.E. (Computer) (I Sem.) EXAMINATION, 2017 COMPUTER ORGANIZATION AND ARCHITECTURE (2015 PATTERN)

(2015 PATTERN)					
Time	: T	wo Hours Maximum Marks: 50			
<i>N.B.</i>	:	(i) Neat diagrams must be drawn wherever necessary.			
		(ii) Figures to the right side indicate full marks.			
		(iii) Use of calculator is allowed.			
		(iv) Assume suitable data if necessary.			
1.	(a)	Multiply the following using Booth' algorithm. [6]			
F		Multiplicand = + 11			
		Multiplier $= -6$			
	(b)	Explain in brief RAID levels in detail. [6]			
		$\bigcirc$			
2.	(a)	Explain in detail IEEE standards for representing floating point			
		numbers in the following formats.			
		(1) Single Precision			
		(2) Double Precision [6]			
	(b)	Explain cache updating policies in detail. [6]			
3.	(a)	What is the use of DMA? Explain cycle stealing in DMA.[6]			
	(b)	What is machine instruction ? Explain any three types of			
		operations. [6]			
		Or			
	()	Compare manned I/O and I/O manned I/O [06]			

4. (a) Compare memory mapped I/O and I/O mapped I/O. [06] P.T.O.

	(b)	Explain the following addressing modes with one exame each:  (i) Displacement Addressing	ple [6]
-	(-)	(ii) Register Indirect	f == 1
<b>5.</b>	(a)	List the features of 8086 microprocessor.	[7]
	(b)	Write a short note on superscalar execution and superscalinplementation.	alar [6]
		Or	
6.	(a)	Explain the instruction pipelining.	[6]
	(b)	Draw and explain architecture of 8086.	[7]
7.	(a)	Write a control sequence for the following instruction for sin	ıgle
		bus organization: ADD (R3), R1	[6]
	<b>(b)</b>	Explain in detail state table design method for hardwired cont	trol
		design.	[7]
		Or O	
8.	(a)	Draw and explain in detail block diagram of hardwired cont	rol
		unit.	[7]
	<b>(b)</b>	List the applications of microprogramming.	[6]
		List the applications of interoprogramming.	
[52	52]-564	4	

Q.1	a)	Answer = -66	
Q.1	(a)	Each cycle = 1 ½ Mark	[6]
		1 ½ * 4 = 6 Marks	
	b)	1 /2 4 O IVIdIAS	
	0)	1 Level = 1 Marks	[6]
		1*6 = 6 Marks	
		OR	
Q.2	a)		
	-/		[6]
		Double Precision(3Marks) = Diagram 1 ½ Mark	
	b)	Write through = 2 Marks	5.63
	"	Buffered write through = 2 Marks	[6]
		Write back = 2 Marks	-
		WINC Odek — 2 IVIdIKS	
Q.3	a)	use of DMA = 2 Marks	
٧.5	",	•	[6]
	b)	Explanation of cycle stealing in DMA = 4 Marks	
	10)	i) Machine Instruction definition = 1 ½ Mark	[6]
		3 types of operation = each type 1 ½ Total = 4 ½	
		10tal - 472	
		OR	
Q.4	a)	Each point of Differentiation = 2 Marks	[6]
		2*3=6 Marks	[6]
	b)	Displacement Addressing = 3 Marks	[()
	′	Register Indirect = 3 Marks	[6]
Q.5	a)	Each Feature= 1 Marks	[7]
		6 features= 6 Marks	[7]
	b)	Explanation of superscalar execution = 3 Marks	
İ		Explanation of superscalar implementation = 3 Marks	[6]
		OR	
Q.6	a)	Instruction pipelining Diagram =3 Marks	
Q.0		Explanation = 3 Marks	[6]
	b)	Diagram =3 Marks	
	1.07	Explanation = 4 Marks	[7]
		- Displantation - Titules	
Q.7	a)	Instruction fetch = 2 Marks	50
		Operand Fetch= 2 Marks	[6]
		Execution of instruction steps= 2 Marks	
	b)	State Table method Explanation= 7 Marks	-
	1 1))	State Table Method Explanation— / Marks	[7]
	10)	OP	
0.8		OR Diagram = 3 Marks	
Q. 8	a)	OR Diagram = 3 Marks Explanation = 4 Marks	[7]