Lab 06 多周期 CPU

PB16051448 赵敏帆

实验目的

- 编写 MIPS 指令集多周期 CPU
- 实现指令集中的 6 条指令: addi、add、lw、sw、bgtz、j
- 使用编写的 CPU 完成斐波那契数列计算的程序


实验平台

Vivado 2016.4

实验过程及结果

CPU 代码编写

数据通路



PC 模块

```
module PCUnit(
input clk,
input PCEn,
input INIT,
input [31:0]PCnext,
output reg [31:0]PC

);
always@(posedge clk)

if(INIT)
```

```
PC<=23;
else if(PCEn)
PC<=PCnext;
endmodule
```

I/D Memory 模块

使用 Vivado 自带的 IP 核,构建一个 Single Port RAM (Block Memory)。

IR 模块

```
module Instr(
input IRWrite,
input clk,
input [31:0]RD,
output reg [31:0]IR
    );
    always@(posedge clk)
    if (IRWrite)
    IR<=RD;
endmodule</pre>
```

Regfile 模块

```
module regfile(
input clk,
input rst_n,
input [4:0]rAddr1,
input [4:0]rAddr2,
input [4:0]wAddr,
input [31:0]wDin,
output [31:0]rDout1,
output [31:0]rDout2,
input wEna,
input INIT
    );
    reg [31:0]regfiles[0:31];
    always@(posedge clk)
    if(INIT)begin
    regfiles[0]<=0;
    regfiles[1]<=0;</pre>
    regfiles[2]<=0;
    regfiles[3]<=0;</pre>
    regfiles[4]<=0;</pre>
    regfiles[5]<=0;</pre>
    regfiles[6]<=0;</pre>
    regfiles[7]<=0;
    regfiles[8]<=0;
    regfiles[9]<=0;</pre>
```

```
regfiles[10]<=0;
    regfiles[11]<=0;
    regfiles[12]<=0;
    regfiles[13]<=0;</pre>
    regfiles[14]<=0;</pre>
    regfiles[15]<=0;
    regfiles[16]<=0;
    regfiles[17]<=0;
    regfiles[18]<=0;
    regfiles[19]<=0;</pre>
    regfiles[20]<=0;</pre>
    regfiles[21]<=0;
    regfiles[22]<=0;
    regfiles[23]<=0;
    regfiles[24]<=0;
    regfiles[25]<=0;
    regfiles[26]<=0;</pre>
    regfiles[27]<=0;
    regfiles[28]<=0;
    regfiles[29]<=0;
    regfiles[30]<=0;</pre>
    regfiles[31]<=0;</pre>
    end
    else if(wEna)
        regfiles[wAddr]<=wDin;</pre>
    assign rDout1=regfiles[rAddr1];
    assign rDout2=regfiles[rAddr2];
endmodule
```

ALU 模块

```
module ALU(
   input signed [31:0] alu_a,
   input signed [31:0] alu_b,
   input [2:0] alu_op,
   output reg [31:0] alu_out,
   output reg Zero
   );
       parameter
                    A OR= 3'h01;
                  A_ADD= 3'h02;
       parameter
       parameter A_SUB= 3'h06;
                  A AND= 3'h00;
       parameter
                   A\_SMALL = 3'h07;
       parameter
                    A_POSI= 3'h3;
       parameter
         always@(*)
         begin
          case(alu_op)
           A_ADD: alu_out = alu_a+alu_b;
           A_SUB: alu_out = alu_a-alu_b;
           A_AND: alu_out = alu_a &alu_b;
           A_OR: alu_out = alu_a|alu_b;
          A_SMALL:alu_out = alu_a<alu_b?1:0;
```

```
A_POSI: alu_out= alu_a>0?0:1;
    default: alu_out=0;
    endcase
    if (alu_out==0)
        Zero=1;
    else
        Zero=0;
    end
```

Control 模块

```
module ControlUnit(
input clk,
input [5:0]OP,
input [5:0]Funct,
output reg INIT,
output reg IorD,
output reg MemWrite,
output reg IRWrite,
output reg PCWrite,
output reg Branch,
output reg [1:0]PCSrc,
output reg [2:0]ALUControl,
output reg [1:0]ALUSrcB,
output reg ALUSrcA,
output reg RegWrite,
output reg RegDist,
output reg MemtoReg
   );
    reg [5:0]count;
    parameter Fetch1=6'h0;
    parameter Fetch2=6'h1;
    parameter Fetch3=6'h2;
    parameter Fetch4=6'h3;
    parameter Decode=6'h4;
    parameter MemAdr=6'h5;
    parameter MemRead1=6'h6;
    parameter MemRead2=6'h7;
    parameter MemRead3=6'h8;
    parameter MemWriteBack=6'h9;
    parameter WriteMem=6'ha;
    parameter Execute=6'hb;
    parameter ALUWriteBack=6'hc;
    parameter BRANCH1=6'hd;
    parameter BRANCH2=6'he;
    parameter ADDIExecute=6'hf;
    parameter ADDIWriteBack=6'h10;
    parameter JUMP=6'h11;
    parameter LW=6'h23;
```

```
parameter SW=6'h2b;
parameter ADD_SUB=6'h0;
parameter ORI=6'hd;
parameter BEQ=6'h7;
parameter ADDI=6'h8;
parameter J=6'h2;
always@(posedge clk)
case (count)
Fetch1:
begin
INIT<=0;</pre>
IorD<=0;</pre>
MemWrite<=0;
IRWrite<=1;</pre>
PCWrite<=0;
Branch<=0;
PCSrc<=0;
ALUControl<=3'b010;
ALUSrcB<=1;
ALUSrcA<=0;
RegWrite<=0;
RegDist<=0;</pre>
MemtoReg<=0;</pre>
count<=count+1;</pre>
end
Fetch2:
begin
    PCWrite<=0;//pc<=pc+1;
    count<=count+1;</pre>
end
Fetch3:
begin
    PCWrite<=0;
    count<=count+1;</pre>
end
Fetch4:
begin
    PCWrite<=1;
    count<=count+1;</pre>
end
Decode:
begin
    IorD<=0;</pre>
    MemWrite<=0;
    IRWrite<=0;
    PCWrite<=0;
    Branch<=0;
    PCSrc<=0;
    ALUControl<=3'b010;
    ALUSrcB<=3;
    ALUSrcA<=0;
    RegWrite<=0;
    RegDist<=0;</pre>
```

```
MemtoReg<=0;</pre>
    case(OP)
    LW: count<=MemAdr;
    SW: count<=MemAdr;</pre>
    ADD_SUB: count<=Execute;
    ORI: count<=ADDIExecute;
    BEQ: count<=BRANCH1;</pre>
    ADDI: count<=ADDIExecute;
    J: count<=JUMP;</pre>
    endcase
end
MemAdr:
begin
    IorD<=0;</pre>
    MemWrite<=0;
    IRWrite<=0;
    PCWrite<=0;
    Branch<=0;
    PCSrc<=0;
    ALUControl<=3'b010;
    ALUSrcB<=2;
    ALUSrcA<=1;
    RegWrite<=0;
    RegDist<=0;</pre>
    MemtoReg<=0;</pre>
    case(OP)
    LW:count<=MemRead1;
    SW:count<=WriteMem;</pre>
    endcase
end
MemRead1:
begin
    IorD<=1;</pre>
    MemWrite<=0;
    IRWrite<=0;
    PCWrite<=0;
    Branch<=0;
    PCSrc<=0;
    ALUControl<=3'b010;
    ALUSrcB<=2;
    ALUSrcA<=1;
    RegWrite<=0;
    RegDist<=0;</pre>
    MemtoReg<=0;</pre>
    count<=MemRead2;</pre>
MemRead2: count<=MemRead3;</pre>
MemRead3:
begin
    count<=MemWriteBack;</pre>
MemWriteBack:
begin
```

```
IorD<=1;</pre>
    MemWrite<=0;
    IRWrite<=0;
    PCWrite<=0;
    Branch<=0;
    PCSrc<=0;
    ALUControl<=3'b010;
    ALUSrcB<=2;
    ALUSrcA<=1;
    RegWrite<=1;
    RegDist<=0;</pre>
    MemtoReg<=1;</pre>
    count<=Fetch1;</pre>
end
WriteMem:
begin
    IorD<=1;</pre>
    MemWrite<=1;
    IRWrite<=0;
    PCWrite<=0;
    Branch<=0;
    PCSrc<=0;
    ALUControl<=3'b010;
    ALUSrcB<=2;
    ALUSrcA<=1;
    RegWrite<=0;
    RegDist<=0;</pre>
    MemtoReg<=0;</pre>
    count<=Fetch1;</pre>
end
Execute:
begin
    IorD<=0;</pre>
    MemWrite<=0;
    IRWrite<=0;
    PCWrite<=0;
    Branch<=0;
    PCSrc<=0;
    ALUSrcB<=0;
    ALUSrcA<=1;
    RegWrite<=0;
    RegDist<=0;</pre>
    MemtoReg<=0;</pre>
    case(Funct)
    4'b0000:ALUControl<=3'b010;
    4'b0010:ALUControl<=3'b110;
    4'b0100:ALUControl<=3'b000;
    4'b0101:ALUControl<=3'b001;
    4'b1010:ALUControl<=3'b111;
    endcase
    count<=ALUWriteBack;</pre>
end
ALUWriteBack:
```

```
begin
    IorD<=0;</pre>
    MemWrite<=0;
    IRWrite<=0;</pre>
    PCWrite<=0;
    Branch<=0;
    PCSrc<=0;
    ALUSrcB<=0;
    ALUSrcA<=1;
    RegWrite<=1;
    RegDist<=1;</pre>
    MemtoReg<=0;</pre>
    case(Funct)
    4'b0000:ALUControl<=3'b010;
    4'b0010:ALUControl<=3'b110;
    4'b0100:ALUControl<=3'b000;
    4'b0101:ALUControl<=3'b001;
    4'b1010:ALUControl<=3'b111;
    endcase
    count<=Fetch1;</pre>
end
BRANCH1:
begin
    IorD<=0;</pre>
    MemWrite<=0;
    IRWrite<=0;</pre>
    PCWrite<=0;
    Branch<=0;
    PCSrc<=1;
    ALUControl<=3'b010;
    ALUSrcB<=2;
    ALUSrcA<=0;
    RegWrite<=0;
    RegDist<=0;</pre>
    MemtoReg<=0;</pre>
    count<=BRANCH2;</pre>
end
BRANCH2:
begin
    IorD<=0;</pre>
    MemWrite<=0;
    IRWrite<=0;
    PCWrite<=0;
    Branch<=1;
    PCSrc<=1;
    ALUControl<=3'b011;
    ALUSrcB<=0;
    ALUSrcA<=1;
    RegWrite<=0;
    RegDist<=0;</pre>
    MemtoReg<=0;</pre>
    count<=Fetch1;</pre>
end
```

```
ADDIExecute:
begin
    IorD<=0;</pre>
    MemWrite<=0;
    IRWrite<=0;</pre>
    PCWrite<=0;
    Branch<=0;
    PCSrc<=0;
    case (OP)
    ADDI:ALUControl<=3'b010;
    ORI:ALUControl<=3'b001;
    endcase
    ALUSrcB<=2;
    ALUSrcA<=1;
    RegWrite<=0;
    RegDist<=0;
    MemtoReg<=0;</pre>
    count<=ADDIWriteBack;</pre>
end
ADDIWriteBack:
begin
    IorD<=0;</pre>
    MemWrite<=0;
    IRWrite<=0;
    PCWrite<=0;
    Branch<=0;
    PCSrc<=0;
    ALUControl<=3'b010;
    ALUSrcB<=2;
    ALUSrcA<=1;
    RegWrite<=1;
    RegDist<=0;</pre>
    MemtoReg<=0;
    count<=Fetch1;</pre>
end
JUMP:
begin
    IorD<=0;</pre>
    MemWrite<=0;
    IRWrite<=0;</pre>
    PCWrite<=1;
    Branch<=0;
    PCSrc<=2;
    ALUControl<=3'b010;
    ALUSrcB<=3;
    ALUSrcA<=0;
    RegWrite<=0;
    RegDist<=0;
    MemtoReg<=0;
    count<=Fetch1;</pre>
end
default:
begin
```

```
INIT<=1;
    count<=Fetch1;
end
endcase</pre>
```

TOP 模块

```
module Top(
input clk
   );
   wire [31:0]PCnext;
   wire [31:0]PC;
   wire [31:0]Adr;
   wire [31:0]ALUOUT;
   wire [31:0]SrcB RD;
   wire [31:0]RD;
   wire [31:0]Data;
   wire [31:0]IR;
   wire [4:0]A3;
   wire [31:0]WD3;
   wire [31:0]RD1;
   wire [31:0]RD2;
   wire [31:0]SrcA_RD;
   wire [31:0]SrcB;
   wire [31:0]SrcA;
   wire [31:0]ALUResult;
    wire Zero;
   wire IorD;
   wire PCEn;
   wire MemWrite;
   wire IRWrite;
   wire RegDist;
   wire MemtoReg;
   wire RegWrite;
   wire ALUSrcA;
   wire [1:0]ALUSrcB;
   wire [2:0]ALUControl;
   wire Branch;
   wire PCWrite;
   wire [1:0]PCSrc;
   wire INIT;
   wire [31:0]PCJump;
   wire [31:0]SignImm;
    assign Adr=IorD>0?ALUOUT:PC;
   assign A3=RegDist>0?IR[15:11]:IR[20:16];
   assign WD3=MemtoReg>0?Data:ALUOUT;
    assign SrcA=ALUSrcA>0?SrcA RD:PC;
    assign PCJump={PC[31:28]+IR[25:0]+2'b00};
    assign PCEn=PCWrite|(Branch&Zero);
```

```
ALU CPU ALU(
    .alu_a (SrcA),
    .alu_b (SrcB),
    .alu_op (ALUControl),
    .alu_out (ALUResult),
    .Zero (Zero)
);
SrcPC CPU SrcPC(
    .PCSrc (PCSrc),
    .ALUResult (ALUResult),
    .ALUOUT (ALUOUT),
    .PCJump (PCJump),
    .PCnext (PCnext)
    );
ControlUnit CPU ControlUnit(
    .clk (clk),
    .OP (IR[31:26]),
    .Funct (IR[5:0]),
    .IorD (IorD),
    .MemWrite (MemWrite),
    .IRWrite (IRWrite),
    .PCWrite (PCWrite),
    .Branch (Branch),
    .PCSrc (PCSrc),
    .ALUControl (ALUControl),
    .ALUSrcB (ALUSrcB),
    .ALUSrcA (ALUSrcA),
    .RegWrite (RegWrite),
    .RegDist (RegDist),
    .MemtoReg (MemtoReg),
    .INIT (INIT)
            );
Instr CPU_Instr(
    .IRWrite (IRWrite),
    .clk (clk),
    .RD (RD),
    .IR (IR)
    );
PCUnit CPU PCUnit(
    .clk (clk),
    .PCEn (PCEn),
    .INIT (INIT),
    .PCnext (PCnext),
    .PC (PC)
    );
RegALUOUT CPU_RegALUOUT(
    .clk (clk),
    .ALUResult (ALUResult),
    .ALUOUT (ALUOUT)
    );
RegData CPU RegData(
    .clk (clk),
```

```
.RD (RD),
        .Data (Data)
    RegRD CPU_RegRD(
        .RD1 (RD1),
        .RD2 (RD2),
        .clk (clk),
        .SrcA RD (SrcA RD),
        .SrcB RD (SrcB RD)
        );
   SignExtend CPU_SignExtend(
        .data (IR[15:0]),
        .SignImm (SignImm)
        );
    SrcBMUX CPU_SrcBMUX(
        .RD2_B (SrcB_RD),
        .SignImm (SignImm),
        .ALUSrcB (ALUSrcB),
        .SrcB (SrcB)
        );
    regfile CPU_regfile(
       .clk (clk),
        .rst_n (),
        .rAddr1 (IR[25:21]),
        .rAddr2 (IR[20:16]),
        .wAddr (A3),
        .wDin (WD3),
        .rDout1 (RD1),
        .rDout2 (RD2),
        .wEna (RegWrite),
        .INIT(INIT)
        );
   blk_mem_gen_0 cpu_IDMem(
        .clka (clk),
        .ena (1),
        .wea (MemWrite),
        .addra (Adr[15:0]),
        .dina (SrcB_RD),
        .douta (RD)
        );
endmodule
```

其他模块

PC Source

```
module SrcPC(
input [1:0]PCSrc,
input [31:0]ALUResult,
input [31:0]ALUOUT,
input [31:0]PCJump,
output reg [31:0]PCnext
```

```
);
always@(*)
case(PCSrc)
2'b00: PCnext=ALUResult;
2'b01: PCnext=ALUOUT;
2'b10: PCnext=PCJump;
endcase
endmodule
```

ALUOut

```
module RegALUOUT(
input clk,
input [31:0]ALUResult,
output reg [31:0]ALUOUT
    );
    always@(posedge clk)
        ALUOUT<=ALUResult;
endmodule</pre>
```

I/D Memory 读出结果寄存器

```
module RegData(
input clk,
input [31:0]RD,
output reg [31:0]Data
    );
    always @(posedge clk ) begin
        Data<=RD;
    end
endmodule</pre>
```

regfile 读出结果寄存器

符号扩展

```
module SignExtend(
input signed [15:0]data,
output signed [31:0]SignImm
    );
    assign SignImm=data;
endmodule
```

ALUSrcB MUX

```
module SrcBMUX(
input [31:0]RD2_B,
input [31:0]SignImm,
input [1:0]ALUSrcB,
output reg [31:0]SrcB

);
    always@(*)
    case (ALUSrcB)
    2'b00: SrcB<=RD2_B;
    2'b01: SrcB<=1;
    2'b10: SrcB<=SignImm;
    2'b11: SrcB<=SignImm<<2;
    endcase
endmodule</pre>
```

仿真代码

```
module test(


);
  reg clk;
  Top test(
        .clk (clk)
);
  always #10 clk=~clk;
  initial begin
        clk=0;
  end
endmodule
```


.coe 文件

```
MEMORY_INITIALIZATION_RADIX=16;
MEMORY_INITIALIZATION_VECTOR=
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,3,3,
20080000,
```

```
200d0014,
8dad0000,
200b0015,
8d6b0000,
200c0015,
8d8c0001,
ad0b0000,
ad0c0001,
21a9fffe,
8d0b0000,
8d0c0001,
016c5020,
ad0a0002,
21080001,
2129ffff,
1d20fff9,
08000011;
```

仿真结果





心得体会

- 单周期改多周期要注意时序问题
- Block Memory 在读取时是同步读取,有两周期延迟