2017/5/26

MIPS-CPU 流水线设计

计算机组成原理 Lab 07

MIPS CPU 流水线设计

计算机组成原理 Lab 07

实验目的

- 1. 实现多周期 MIPS CPU,包括要求的 16条指令。
- 2. 在16条的基础上,增加了16条指令。
- 3. 实现了溢出中断和指令中断。
- 4. 在流水线方面,实现了基础暂停,也实现了两类前推。
- 5. 实现了下载,并可以用开关输入地址。
- 6. 实现了分支预测。

实验工具

- 1. ISE 开发平台。
- 2. ISE 集成在内部的模拟插件。
- 3. NEXYS 3 FPGA.

实验内容

实验具体步骤

- 1. 分析 CPU 所需要实现的逻辑,设计项目所需的模块。
- 2. 依据需要实现的逻辑编写代码实现 CPU。

- 3. 对于对应的内存进行例化。
- 4. 编写对应的仿真文件。
- 5. 验证仿真结果,如果不对,则应该修改检测修改代码。
- 6. 配置管脚文件。
- 7. 下载电路板上查看结果。

实验结果

设计结果

这次实验和之前的实验不一样,我基于所需要实现的要求,修改了大体实现的思路。之前的实验由于需要实现的功能比较简单,而且实验 PPT 上面具体的给出了实验的逻辑图,所以我所需要做的是按照逻辑图的功能去完成实验。我姑且把这种方式叫为面向图的实现。但是这次实验不一样,第一没有现有的逻辑图可以完美的涵盖所有需要实现的细节,第二实验所需要实现的逻辑也比较复杂,如果从逻辑图角度先去设计,然后在去实现,就会比较繁琐。所以这次实验,我没有依赖于现有的逻辑图,也没有去刻意的设计逻辑图,而是直接根据自己需要实现的逻辑去编写实验。我姑且把这种方式叫做面向逻辑的实现。在这种实现中,我将每一个阶段,都封装成了一个一个的模块。如,pc module, if_id module, id module, 等等。现在详细叙述各个模块的功能。和一些需要注意的细节。(模块介绍中省略了与 if_id 较为重复的 id_ex,ex_mem,mem_wb 等逻辑简单的中间过渡模块)

CPU_top 设计结果

CPU_top 模块就是总体的设计连接,并没有多于的设计,只是运用 wire 信号连接各个模块。所以不再赘述。

Output_div 设计结果

在该模块和 CPU 无关,主要负责输出的分频,为了下载在电路班上的显示信号而分频。注意的是所需要显示的是 32 位数据,我们将用 16 进制显示结果,但是电路板上的硬件只能同时显示 4 位,所以我们需要分页。每一秒改变一页去交叉显示结果。

Output_code 模块设计结果

该模块也是与 CPU 无关,负责输出译码,所以不再赘述。

Pc 模块的编写

正式的 CPU 设计从这个模块开始。pc 负责控制 pc。这个模块值得一提的是 stall 信号,branch 信号。Stall 信号是延迟信号,由于在 lw 指令之后紧跟的 jr 指令,add 指令等会出现数据相关。而这种数据相关不是数据前推可以解决的。必须使用 stall 信号将流水线推迟等待。而 branch 指令负责控制跳转指令 pc 的变换。

```
 module pc(

2.
input
                            clk,
4. input
                         rst,
5. input [5:0]
                         stall,
6. input
                         branch,
7. input [31:0]
                           branch addr,
8. output reg [31:0]
                            pc = 32'd0
9.
10.);
```

InstRom 模块

该模块只用 Distributed Simple Port Rom,用于存储指令。使用的是异步读,不在赘述。

If_id 模块

该模块为 if 和 id 的中间模块,需要注意的是,该模块含有一个 last_branch 信号。这个信号用于处理分支预测。因为,该设计为静态分支预测,预测 branch 不会被取得,那么如果取得了,需要将下一阶段的指令清空。

```
    module if_id(
    input clk,
    input rst,
    input [5:0] stall,
    input [31:0] if_pc,
    input [31:0] if_inst,
    input branch,
    output reg [31:0] id_pc,
    output reg [31:0] id_inst,
    output reg last_branch
    );
```

Id 模块

该模块为译码模块。几乎是代码量最大的模块,本设计在原来 16 个指令的基础上,增加了 17 条指令,也就是需要译码 33 条指令。所以,给模块的逻辑比较复杂。而且在本模块中使用了两个前推和一个暂停设计。两个前推分别是 ex 阶段的信号和 mem 阶段信号的前推,而暂停则是在 load 指令之后如果在 id 阶段就需要使用这个 load 后的寄存器,如 load 之后的 add 或者 branch,则暂停设计必须要实现。

```
    module id(

2.
input
                                    rst,
4. input [31:0]
                                    pc_i,
5. input [31:0]
                                       inst,
6.
7. input
                                    ex_wreg_i,
8. input [31:0]
                                    ex_wdata_i,
9. input [31:0]
                                       ex wd i,
10.
11. input
12. input [31:0]
                                       mem_wreg_i,
                                       mem_wdata_i,
```

```
13.
       input [31:0]
                                          mem_wd_i,
14.
15.
     input [31:0]
                                          reg1 data i,
16.
       input [31:0]
                                             reg2_data_i,
17.
18.
       input
                                          last branch,
19.
       input [7:0]
                                          ex aluop i,
20.
21.
                                             reg1_read_o,
       output reg
22.
       output reg
                                             reg2 read o,
23.
                                             reg1_addr_o,
      output reg[31:0]
24.
      output reg[31:0]
                                             reg2_addr_o,
25.
    output reg[7:0]
output reg[2:0]
26.
                                          aluop o,
27.
                                          alusel o,
28.
      output reg[31:0]
                                             reg1_o,
29. output reg[31:0]
                                             reg2_o,
30. output reg[31:0]
31. output reg
                                             wd_o,
                                             wreg_o,
32.
      output reg
                                          branch,
33.
       output reg [31:0]
                                          branch_addr,
34.
       output [31:0]
                                          this_inst,
35.
       output
                                          stall id
36.);
```

Ex 模块

该模块是执行模块,本设计将 ALU 和其辅助线路全部抽象为逻辑包装在一个模块中,执行阶段并不难实现,不在赘述。

```
    module ex(

2.
input
                       rst,
4.
5. input [7:0]
                          aluop_i,
6. input [2:0]
                          alusel_i,
7. input [31:0]
                              reg1 i,
8. input [31:0]
                              reg2 i,
9. input [31:0]
                         wd i,
10.
      input
                               wreg i,
```

```
11.
      input [31:0]
                        ex_inst,
12.
13.
14. output reg[31:0]
                             wd_o,
15.
     output reg
                           wreg_o,
16.
     output reg[31:0]
                      wdata o,
   output [7:0]
17.
                          aluop_o,
18.
     output [31:0]
                          mem_addr_o,
19.
      output [31:0]
                          reg2 o
20.);
```

mem 模块

给模块负责仿存,也负责 R 型指令的继续后移。当需要仿存的时候,alu_op 会被译码然后判断是否要读还是要写内存。然后 mem 模块就会将相应的信号给 RAM 进行相应的操作。

```
1. module mem(
2.
input
                               rst,
4.
5. input [31:0]
                                   wd i,
6. input
                                   wreg_i,
7. input [31:0]
                                   wdata i,
8. input [7:0]
                                   alu op,
9. input [31:0]
                                   mem_data_i,
10.
       input [31:0]
                                      mem addr i,
11.
      input [31:0]
                                      mem reg2,
12. output reg [31:0]13. output reg
                                         wd o,
                                         wreg_o,
14. output reg [31:0]
15. output reg [31:0]
                                      wdata o,
                                         mem addr o,
16.
      output reg
                                      mem we,
17.
       output reg [31:0]
                                         mem data o
18.);
```

RAM 模块

RAM 模块为数据内存,采用了 32 位,256 深度的 RAM,内 存大小较为合理,可以满足该实验的需求。

```
1. RAM your_instance_name (
2. .a(a), // input [7 : 0] a
3. .d(d), // input [31 : 0] d
4. .dpra(dpra), // input [7 : 0] dpra
5. .clk(clk), // input clk
6. .we(we), // input we
7. .spo(spo), // output [31 : 0] spo
8. .dpo(dpo) // output [31 : 0] dpo
9.);
```


实验结果

Simulation 结果


MARS 汇编结果

如左图,在原来的斐波那契数列的汇编程序的基础上,给出了自己加的指令测试在后面,测试的结果将反应在寄存器文件中。

所以只需对比寄存器文件中的值和 MARS 执行结果中寄存器文件值一样即可。MARS 执行的 RAM 结果和寄存器结构如下。



 $Contents\ of\ RAM\ by\ MARS$




Name	Number	Value
\$zero	0	0x00000000
\$at	1	0xffff00ff
\$v0	2	0x00011101
\$v1	3	0x00000000
\$a0	4	0x0000ff00
\$a1	5	0x00000000
\$a2	6	0x00000000
\$a3	7	0x00000000
\$t0	8	0x00002048
\$t1	9	0x00000000
\$t2	10	0x00004f47
\$t3	11	0x00001 e48
\$t4	12	0x000030ff
\$t5	13	0x00000014
\$t6	14	0x00000000
\$t7	15	0x00000000
\$s0	16	0x00000000
¢_1	17	0**0000000


Contents of Registers by MARS

实际仿真结果

如下就是用自己实现的 CPU 运行上述指令的仿真结果。观察结果,与上面结果完全一致,则 CPU 逻辑正确。



Contents of RAM by CPU



Contents of Registers by CPU

下载电路板结果

配置好管脚文件后,在实验检查现场给助教检查结果无误。使用的是开关查找内存,内存使用的是双端口内存,这样一个端口用于 CPU,一个端口用于开关查找结果,就非常方便。下载结果也正确。

附录(代码量大,只给出核心代码)

```
22 `include "Define.v"
23
24
25 module id(
26
27
      input
                                    rst,
     input [31:0]
28
                                   pc_i,
     input [31:0]
                                      inst,
29
30
      input
                                    ex_wreg_i,
31
32
     input [31:0]
                                    ex_wdata_i,
      input [31:0]
                                      ex wd i,
33
34
      input
35
                                    mem wreg i,
      input [31:0]
36
                                   mem_wdata_i,
37
      input [31:0]
                                      mem_wd_i,
38
39
      input [31:0]
                                     regl_data_i,
      input [31:0]
                                      reg2_data_i,
40
41
      input
                                   last branch,
42
      input [7:0]
                                   ex_aluop_i,
43
44
      output reg
                                         regl_read_o,
45
46
      output reg
                                        reg2_read_o,
47
      output reg[31:0]
                                      regl_addr_o,
                                      reg2_addr_o,
      output reg[31:0]
48
49
      output reg[7:0]
                                      aluop o,
50
51
      output reg[2:0]
                                      alusel o,
                                       regl_o,
      output reg[31:0]
52
53
      output reg[31:0]
                                         reg2_o,
54
      output reg[31:0]
                                      wd o,
      output reg
55
                                        wreg_o,
      output reg
                                  branch,
56
                                   branch addr,
      output reg [31:0]
57
58
      output [31:0]
                                   this inst,
                                   stall id
      output
59
60 );
61
      reg stall_regl;
62
63
      reg stall_reg2;
      wire [31:0] inst_i = (last_branch)? 32'd0: inst;
64
      wire [5:0] op = inst_i[31:26];
65
      wire [4:0] op2 = inst i[10:6];
66
      wire [5:0] op3 = inst_i[5:0];
67
68
      wire [4:0] op4 = inst_i[20:16];
```

Id.v (part 1)

```
reg[31:0] imm;
 69
          reg instvalid;
 70
          wire [31:0] immsl1 = {{14{inst_i[15]}},inst_i[15:0],2'b00};
 71
          wire [31:0] pc_4 = pc_i + 32'd4;
assign this_inst = inst;
  72
  73
 74
         always @ (*) begin
if (~rst) begin
 75
 76
  77
                 aluop o <= 8'd0;
  78
                 alusel_o <= 3'd0;
                  wd_o <= 32'd0;
                 wreg_o <= 1'd0;
instvalid <= 1'd0;</pre>
 80
 81
                 regl_read_o <= 1'b0;
 82
                reg2_read_o <= 1'b0;
reg1_addr_o <= 32'd0;
 83
 85
                 reg2_addr_o <= 32'd0;
 86
                 imm <= 32'h0;
                 branch_addr <= 32'd0;
branch <= 1'd0;
 87
 88
           end else begin
 89
                aluop_o <= 8'd0;
alusel_o <= 3'd0;
wd_o <= inst_i[15:11];
wreg_o <= 1'd0;
 92
 93
                 instvalid <= 1'bl;
 94
 95
                 regl read o <= 1'b0;
                 reg2_read_o <= 1'b0;
                 regl_addr_o <= inst_i[25:21];
reg2_addr_o <= inst_i[20:16];
imm <= 32'd0;</pre>
 97
 98
 99
                 branch addr <= 32'd0;
100
                 branch <= 1'd0;
101
                case (op)
103
                   `SPECIAL_INST:
                                           begin
104
                     case (op2)
                         5'b00000:
105
                                               begin
                             case (op3)
106
107
                                 OR: begin
                                    wreg_o <= 1'dl;
                                                             aluop_o <= `OR_OP;
                                    alusel o <= 'RES_LOGIC; regl_read_o <= 1'bl; reg2_read_o <= 1'bl; instvalid <= 1'd0;
109
110
                                     end
111
112
                                 `AND: begin
                                    wreg_o <= 1'd1;
                                                              aluop_o <= `AND_OP;
113
                                    alusel_o <= `RES_LOGIC; regl_read_o <= 1'bl; reg2_read_o <= 1'bl; instvalid <= 1'd0;
114
115
```

 $Id.v\ (part\ 2)$

```
116
                              `XOR: begin
117
                                                       aluop_o <= `XOR_OP;
118
                                 wreg_o <= 1'd1;
                                 alusel_o <= `RES_LOGIC;
119
                                                               regl_read_o <= 1'b1; reg2_read_o <= 1'b1;
                                 instvalid <= 1'd0;
120
121
                                 end
                              `NOR: begin
122
                                wreg_o <= 1'd1;
                                                       aluop_o <= `NOR_OP;
123
                                 alusel_o <= `RES_LOGIC;
instvalid <= 1'd0;</pre>
124
                                                               regl_read_o <= 1'b1; reg2_read_o <= 1'b1;
125
126
                                 end
                              `SLLV: begin
127
                                                        aluop_o <= `SLL_OP;
                                wreg_o <= 1'd1;
128
                                 alusel_o <= `RES_SHIFT;
instvalid <= 1'd0;</pre>
                                                              regl_read_o <= 1'bl; reg2_read_o <= 1'bl;
129
130
131
                              `SRLV: begin
132
                                                        aluop_o <= `SRL_OP;
133
                                 wreg_o <= 1'd1;
                                 alusel_o <= `RES_SHIFT; regl_read_o <= 1'b1; reg2_read_o <= 1'b1; instvalid <= 1'd0;
134
135
136
                                 end
                              `SRAV: begin
137
                                                         aluop_o <= `SRA_OP;
                                 wreg o <= 1'd1;
138
                                 alusel_o <= `RES_SHIFT; regl_read_o <= 1'bl; reg2_read_o <= 1'bl;</pre>
139
140
                                 instvalid <= 1'd0;
141
                                 end
142
                              'SLT: begin
                                 LI: pegin
wreg_o <= l'dl; aluop_o <= `SLT_OP;
alusel_o <= `RES_ARITHMETIC; regl_read_o <= l'bl; reg2_read_o <= l'bl;</pre>
143
144
                                 instvalid <= 1'd0;
145
                                 end
146
147
                                 wreg_o <= 1'd1;
                                                       aluop o <= `SLTU OP;
148
                                 alusel_o <= `RES_ARITHMETIC;
instvalid <= 1'd0;</pre>
149
                                                                   regl_read_o <= 1'bl; reg2_read_o <= 1'bl;
150
151
                                 end
                              `ADD:
152
                                 begin
153
                                    wreg o <= 1'd1;
154
                                    aluop o <= `ADD OP;
155
                                    alusel_o <= `RES_ARITHMETIC;
156
157
                                    regl_read_o <= 1'd1;
                                    reg2_read_o <= 1'd1;
instvalid <= 1'd0;</pre>
158
159
                                 end
160
                              `ADDU: begin
161
                                 wreg_o <= 1'd1;
                                                       aluop_o <= `ADDU_OP;
162
```

Id.v (*part 3*)

```
alusel_o <= `RES_ARITHMETIC; regl_read_o <= 1'bl; reg2_read_o <= 1'bl;
instvalid <= 1'd0;</pre>
163
 164
 165
                                          end
                                      `SLT: begin
 166
                                          167
 168
                                          instvalid <= 1'd0;
 170
                                          end
 171
                                      `SLTU: begin
                                          wreg_o <= 1'dl; aluop_o <= `SLTU_OP;
alusel_o <= `RES_ARITHMETIC; regl_read_o <= 1'bl; reg2_read_o <= 1'bl;
instvalid <= 1'd0;
 172
173
 174
 175
176
                                          end
                                          wreg_o <= 1'dl; aluop_o <= `SUB_OP;
alusel_o <= `RES_ARITHMETIC; regl_read_o <= 1'bl; reg2_read_o <= 1'bl;
instvalid <= 1'd0;</pre>
 177
 178
 180
                                          end
 181
                                          wreg_o <= 1'dl; aluop_o <= `SUBU_OP;
alusel_o <= `RES_ARITHMETIC; regl_read_o <= 1'bl; reg2_read_o <= 1'bl;
instvalid <= 1'd0;
 182
 183
 184
 185
                                          end
                                      'JR: begin
 186
                                          R: begin

wreg_o <= 1'd0;
aluop_o <= 'JR_OP;
alusel_o <= 'RES_JUMP_BRANCH;
reg1_read_o <= 1'b1;
reg2_read_o <= 1'b0;
branch_addr <= reg1_o;
branch <= 1'd1;
 187
 188
 189
 190
 191
 192
 193
194
                                          instvalid <= 1'd0;
                                       end
default: begin
 195
 196
 197
                                       end
 198
                                     endcase
 199
                                   end
                                  default: begin
 201
202
                                 end
                             endcase
                             end
begin
 203
                     `ORI:
 204
                         wreg o <= l'dl; aluop o <= 'OR_OP;
alusel o <= 'RES_LOGIC; regl_read_o <= l'bl; reg2_read_o <= l'b0;
imm <= {16'n0, inst i[15:0]}; wd_o <= inst_i[20:16];
 205
 206
207
                         instvalid <= 1'd0;</pre>
 209
                     end
```

Id.v(part 4)

```
210
                      wreg_o <= 1'd1;
                                                 aluop_o <= `AND_OP;
211
                      alusel_o <= 'RES_LOGIC; regl_read_o <= 1'bl; reg2_read_o <= 1'b0; imm <= {16'h0, inst_i[15:0]}; wd_o <= inst_i[20:16];
212
213
                      instvalid <= 1'd0;
214
215
216
                   `XORI:
                     wreg_o <= l'dl; aluop_o <= `XOR_OP;
alusel_o <= `RES_LOGIC; regl_read_o <= l'bl; reg2_read_o <= l'b0;
imm <= {16'h0, inst_i[15:0]}; wd_o <= inst_i[20:16];
instvalid <= l'd0;
217
218
219
220
221
                       end
                   `LUI:
222
                                 begin
                                                 aluop_o <= `OR_OP;</pre>
                      wreg_o <= 1'dl;
223
                      alusel_o <= `RES_LOGIC; regl_read_o <= 1'b1; reg2_read_o <= 1'b0;
imm <= {inst_i[15:0], 16'h0}; wd_o <= inst_i[20:16];
instvalid <= 1'd0;</pre>
224
225
226
                      instvalid <= 1'd0;
227
228
                       end
                   `ADDI:
229
                                      begin
                     wreg o <= 1'd1;
                                                 aluop_o <= `ADDI_OP;
230
                      alusel_o <= `RES_ARITHMETIC; regl_read_o <= 1'bl; reg2_read_o <= 1'b0;</pre>
231
                       imm <= {{16{inst_i[15]}}, inst_i[15:0]}; wd_o <= inst_i[20:16];</pre>
232
233
                          instvalid <= 1'd0;
234
                      end
                   `ADDIU:
                                      begin
235
236
                      wreg o <= 1'dl;
                                                  aluop o <= `ADDIU OP;
                       alusel_o <= `RES_ARITHMETIC; regl_read_o <= 1'b1; reg2_read_o <= 1'b0;
237
238
                        imm <= {{16{inst_i[15]}}, inst_i[15:0]}; wd_o <= inst_i[20:16];</pre>
                          instvalid <= 1'd0;
239
                      end
240
                   `J:
241
                      wreg_o <= 1'd0;
242
                      aluop_o <= `J_OP;
alusel_o <= `RES_JUMP_BRANCH; regl_read_o <= l'b0; reg2_read_o <= l'b0;
branch_addr <= {pc_4[31:28], inst_i[25:0], 2'b00};
244
245
                        branch <= 1'd1;
246
                       instvalid <= 1'd0;
247
                        end
248
                                      begin
249
                    `BEO:
                      wreg_o <= 1'd0;
                                                  aluop o <= `BEQ OP;
250
                      alusel_o <= 'RES_JUMP_BRANCH; regl_read_o <= 1'bl; reg2_read_o <= 1'bl; instvalid <= 1'd0;
251
252
                      if(regl_o = reg2_o) begin
  branch_addr <= pc_4 + immsll;
  branch <= l'dl;</pre>
253
254
255
256
                       end
```

Id.v (part 5)

```
257
                        end
                    `BGTZ:
                                        begin
 258
                        wreg_o <= 1'd0;
                                                     aluop_o <= `BGTZ_OP;</pre>
 259
                        alusel_o <= `RES_JUMP_BRANCH; regl_read_o <= l'b1; reg2_read_o <= l'b0; instvalid <= l'd0;
 260
 261
                        if((regl_o[31] == 1'b0) && (regl_o != 32'd0)) begin
  branch addr<= pc_4 + immsl1;
  branch <= 1'd1;</pre>
 262
 263
 264
 265
                        end
 267
                    `BLEZ:
                                        begin
                        wreg_o <= 1'd0;
                                                     aluop_o <= `BLEZ OP;
 268
                        alusel_o <= `RES_JUMP_BRANCH; regl_read_o <= 1'b1; reg2_read_o <= 1'b0; instvalid <= 1'd0;
 269
 270
 271
                        if((regl_o[31] == 1'bl) || (regl_o == 32'd0)) begin
                          branch_addr <= pc_4 + immsl1;
 272
                           branch <= 1'd1;
 273
 274
                         end
 275
                        end
 276
                     `BNE:
 277
                        wreg_o <= 1'd0;
                                                     aluop_o <= `BLEZ_OP;
                        alusel_o <= `RES_JUMP_BRANCH; regl_read_o <= 1'b1; reg2_read_o <= 1'b1;</pre>
 278
                        alusel_o <= `RES_JUMP_BRANCH; re-
instvalid <= 1'd0;
if(regl_o != reg2_o) begin
    branch_addr <= pc_4 + immsll;</pre>
 279
 280
 281
                          branch <= 1'd1;
 283
                         end
 284
                        end
                     `LW:
 285
                        wreg o <= 1'd1;
                                                     aluop o <= 'LW OP;
 286
                        alusel o <= `RES LOAD STORE; regl read o <= 1'bl; reg2 read o <= 1'b0;
 287
 288
                           wd_o <= inst_i[20:16]; instvalid <= 1'd0;
 289
                        end
                     `SW:
                        wreg_o <= 1'd0; aluop_o <= `SW_OP;
reg1_read_o <= 1'b1; reg2_read_o <= 1'b1; instvalid <= 1'd0;
alusel_o <= `RES_LOAD_STORE;
end</pre>
                                    begin
 290
 291
 292
 294
                        end
                     'REGIMM INST:
 295
                            case (op4)
 296
                                  BGEZ: begin
 297
                                'BGEZ: begin
  wreg_o <= 1'd0;    aluop_o <= `BGEZ_OP;
alusel_o <= `RES_JUMP_BRANCH; regl_read_o <= 1'b1; reg2_read_o <= 1'b0;
instvalid <= 1'd0;
if(regl_o[31] == 1'b0) begin
  branch_addr <= pc_4 + imms11;
  branch <= 1'd1;</pre>
 298
 299
 300
 301
 302
 303
```

Id.v (part 6)

```
304
                            end
 305
 306
                            `BLTZ:
                                         begin
                            wreg_o <= 1'd0; aluop_o <= `BLTZ_OP;
alusel_o <= `RES_JUMP_BRANCH; regl_read_o <= 1'b1; reg2_read_o <= 1'b0;</pre>
                             wreg_o <= 1'd0;
 307
 308
                            instvalid <= 1'd0;
 309
                            branch addr <= pc_4 + immsll;
branch <= 1'dl;</pre>
 310
 311
 312
 313
 314
                            end
 315
                            default: begin
 316
                            end
 317
                        endcase
                    end
 318
                  default:
 319
                                    begin
 320
                  end
                                 //case op
                endcase
 321
 322
                if (inst i[31:21] == 11'b00000000000) begin
 323
                 if (op3 == `SLL) begin
 324
                        wreg_o <= 1'd1; aluop_o <= `SLL_OP;
alusel_o <= `RES_SHIFT; regl_read_o <= 1'b0; reg2_read_o <= 1'b1;
imm[4:0] <= inst_i[10:6]; wd_o <= inst_i[15:11];
 325
 326
 327
                     328
 329
 330
 331
 332
                        instvalid <= 1'd0;
 333
                     end else if ( op3 == `SRA ) begin
wreg_o <= 1'dl; aluop_o <= `SRA_OP;
 334
 335
                        alusel_o <= 'RES_SHIFT; regl_read_o <= 1'b0; reg2_read_o <= 1'b1; imm[4:0] <= inst_i[10:6]; wd_o <= inst_i[15:11];
 336
 337
 338
                        instvalid <= 1'd0;
 339
                     end
 340
                 end
 341
 342
              end
          end
 343
 344
 345
          always @ (*) begin
 346
          stall regl <= 1'd0;
 347
           if(~rst) begin
 348
                regl o <= 32'd0;
 349
```

Id.v(part 7)

```
350
             end
             else if (ex_aluop_i == `LW_OP && ex_wd_i == regl_addr_o && regl_read_o == 1'bl)
 351
 352
                begin
 353
                   stall_regl <= 1'dl;
                end
 354
            355
 356
                regl_o <= ex_wdata_i;
 357
             end else if((regl_read_o == 1'bl) && (mem_wreg_i == 1'bl)
 358
                               && (mem_wd_i == regl_addr_o)) begin
 359
           regl_o <= mem_wdata_i;
end else if(regl_read_o == l'bl) begin
 360
 361
 362
            regl_o <= regl_data_i;
 363
            end else if(regl_read_o == 1'b0) begin
 364
            regl_o <= imm;
           end else begin
 365
            regl_o <= 32'd0;
 366
           end
 367
 368
         end
 369
         always @ (*) begin
stall_reg2 <= 1'd0;</pre>
 370
 371
 372
           if(~rst) begin
 373
               reg2_o <= 32'd0;
             end
 374
             else if (ex_aluop_i == `LW_OP && ex_wd_i == reg2_addr_o && reg2_read_o == 1'bl)
 375
 376
               begin
                  stall_reg2 <= 1'dl;
 377
 378
                end
            379
 380
            reg2_o <= ex_wdata_i;
end else if((reg2_read_o == 1'bl) && (mem_wreg_i == 1'bl)
&& (mem_wd_i == reg2_addr_o)) begin
 381
 382
 383
           reg2_o <= mem_wdata_i;
end else if(reg2_read_o == 1'bl) begin
reg2_o <= reg2_data_i;</pre>
 384
 385
 386
            end else if(reg2_read_o == 1'b0) begin
 387
            reg2_o <= imm;
 388
 389
            end else begin
             reg2_o <= 32'd0;
 390
           end
 391
 392
         assign stall_id = stall_reg1 | stall_reg2;
 393
 394
 395 endmodule
396
```

Id.v (part 8)