
Design Flow - Verification

Asavari Deshmukh, Minghan Wang, Yashashwini Singh




Introduction



Verification Steps:

- DRC (Design Rule Check):
 Checks layout against foundry rules.
- LVS (Layout vs. Schematic):
 Confirms layout matches
 schematic/netlist.

Chip Layout







Design Rule Check

- How do to run DRC?
- Initial Errors from the DRC run
- Changes made to the flow




How to run DRC using Calibre





Initial Errors from the DRC run

- •Poly layer had incorrect width.
- •NSD and PSD layers had spacing violations.
- •EXTS GRID coordinates not aligned to the nearest micrometer.
- •Remaining errors were density-related



Changes Made

Flow.yaml

• Added a DRC step in the *implementation* block before the export step

Innovus_steps.tcl

- Added *run_drc* flow step to address spacing violations.
- Commands used:
 - check drc at start and end
 - add_fillers


Post-route DRC Export

Results - DRC

- Layout before and after fill
- Final results from the DRC run




Layout before and after fill cells



Final results from the DRC run

- •Adding fill cells resolved poly width error and spacing violations.
- •Manually fixed EXTS_GRID violations by rounding coordinates to the nearest micrometer.
- •No timing issues after addition of fill cells




Layout vs. Schematic

- How to run LVS?
- Issues found in flex counter/work-flow




HOW TO RUN LVS






**check final report project doc for detailed steps on importing schematic



Initial Errors (Attempting) To Run LVS

- 1) Issues with exporting netlists:
 - it couldn't recognize the vss! And
 vdd! Nets in our net list + instances
 of 'unknown' cells
- 2) Flex counter: labels missing for the I/O's pads; needed to manually added
- 3) A plethora of isses once we were able to run LVS, indicating a higher level issue



Issue #1, #2


- 1) Straightforward (thanks Tim!) fix: specify unknown cells when writing the net list so LVS doesn't mistakenly flag it
- 2) Add labels for I/O pads such as VSS, VSSIO, etc. And re-run LVS to see fixes

```
set unknown_cells {
    fill_1x fill_2x fill_4x fill_16x \
    spacer_1 spacer_5 spacer_10 spacer_30 spacer_60 \
    corner \
}

write_netlist out/top_chip.lvs.v -exclude_insts_of_cells $unknown_cells -exclude_leaf_cell
    write_netlist out/top_chip.lvs.v -exclude_insts_of_cells $unknown_cells
}
```

Issue #3

A large amount of issues were due to the IO pads not being connected to the ring, leading to the power and ground nets beind shorted, which propagated to LVS issues globally. Once fixed, LVS passed (thanks Tei!)



After

Next Steps

- Run DRC with IO pads in layout
- Automate LVS workflow



THANK YOU

Questions?

