

Minghan Wang

<https://github.com/Minghan-Wang/Google-Dino-Game-Team-8-in-STARs>
765-767-3344 | wminghan@purdue.edu | <http://www.linkedin.com/in/minghan-wang-07230a299>

Education

Purdue University <i>Bachelor of Science in Computer Engineering (West Lafayette, Indiana)</i> • Certifications: Semiconductor Fabrication 101 Certificate, Summer Training, Awareness, and Readiness for Semiconductors Certificate • Relevant Coursework: Data Structures and Algorithms, Introduction to Digital System Design, Advanced C Programming, Discrete Mathematics, Electrical Engineering Fundamentals II	Expected Graduation: Dec 2026 GPA: 3.98 / 4.00
---	---

Experience

Summer Training on Awareness and Readiness for Semiconductors (STARs) <i>Hardware Engineer</i> • Built fundamentals of basic electronics, digital logic, register transfer level design, and verification. • Led team to write a Google Dino game on a chip, resulting in a functional hardware prototype. • Utilized SystemVerilog to write key game modules (Random Number Generator, Score Counter, Collision Detector, and Parallel and Serial Image Generator). • Integrated modules into a top-level test bench, ensuring seamless functionality on an FPGA with ili9341 display and Seven-Segment Displays. • Presented project progress at three stages and collaborated on designing the project documentation.	May 2024 – July 2024 West Lafayette, Indiana
--	---

Projects

Project 1 System on Chip Extension Technologies (SoCET) – Digital Design Team Member • Validate tapeout flow & configuration for upcoming AFTx08 chip using AFTx07 test platform, identifying critical pre-fabrication issues to reduce cost/risk. • Optimize CPU performance by benchmarking cache configurations (1-8KB d/i-cache), memory latency models (4-132 cycles), and RISC-V ISA extensions (RV32I/E, zba/zbb/zbs). • Develop & present benchmarking results using Embench-IoT to guide data-driven decisions for tapeout.	May 2025 – Present
Project 2 System on Chip Extension Technologies (SoCET) – Design Flow Team Member • Produce, optimize and verify the final physical design our chip AFTx08 by this Summer. • Perform pre-layout Design Rule Check (DRC) verification by using MITLL PDK and Cadence tools to ensure layout manufacturability. • Prepare the final GDSII layout for submission to Skywater for tape-out. • Develop and document a robust and scalable design flow for future projects.	Jan 2025 – Present
Project 3 System on Chip Extension Technologies (SoCET) – Test Engineer Team Member • Work with Synopsys mentors to study Design for Test and Automatic Test Pattern Generation concepts. • Implement scan chain insertion and performing ATPG on a PCI code design for improving controllability and observability. • Research on DFT methodologies to enable test features on RISC-V SoC and to incorporate an On-Chip Clock Controller into existing designs. • Perform pre-DFT and post-DFT DRC checks, debugging and fixing DFT DRC violations, and performing top-down and bottom-up scan insertion.	Aug 2024 – Dec 2024

Technical Skills

Hardware: RTL Design, FPGA Prototyping, Power Analysis, Synthesis (Genus), Tapeout Flows, Benchmarking, Cache/Memory Optimization.
Standards: RISC-V ISA.
Tools: Cadence Flowtool, Cadence Vituoso, Cadence Innovus, Cadence Genus, Siemens Calibre, Embench-IoT, Open FPGA Toolchains, Git, openLane, Fusion Compiler.
Languages: SystemVerilog, C, Python.