MIPS Instruction Coding Page 1 of 6

MIPS Instruction Coding

Instruction Coding Formats

MIPS instructions are classified into four groups according to their coding formats:

• R-Type - This group contains all instructions that do not require an immediate value, target offset, memory address displacement, or memory address to specify an operand. This includes arithmetic and logic with all operands in registers, shift instructions, and register direct jump instructions (jalr and jr).

All R-type instructions use opcode 000000.

• I-Type - This group includes instructions with an immediate operand, branch instructions, and load and store instructions. In the MIPS architecture, all memory accesses are handled by the main processor, so coprocessor load and store instructions are included in this group.

All opcodes except 000000, 00001x, and 0100xx are used for I-type instructions.

<u>J-Type</u> - This group consists of the two direct jump instructions (j and jal). These instructions require a memory address to specify their operand.

J-type instructions use opcodes 00001x.

• <u>Coprocessor Instructions</u> - MIPS processors all have two standard coprocessors, CP0 and CP1. CP0 processes various kinds of program exceptions. CP1 is a floating point processor. The MIPS architecture makes allowance for future inclusion of two additional coprocessors, CP2 and CP3.

All coprocessor instructions instructions use opcodes 0100xx.

http://www.d.umn.edu/~gshute/spimsal/talref.html

14/02/2012

MIPS Instruction Coding Page 2 of 6

R-Type Instructions (Opcode 000000)

Main processor instructions that do not require a target address, immediate value, or branch displacement use an R-type coding format. This format has fields for specifying of up to three registers and a shift amount. For instructions that do not use all of these fields, the unused fields are coded with all 0 bits. All R-type instructions use a 000000 opcode. The operation is specified by the function field.

opcode (6) rs (5)	rt (5)	rd (5)	sa (5)	function (6)
-------------------	--------	--------	--------	--------------

Instru	ction	Function		
add	rd, rs, rt	100000		
addu	rd, rs, rt	100001		
and	rd, rs, rt	100100		
break		001101		
div	rs, rt	011010		
divu	rs, rt	011011		
jalr	rd, rs	001001		
jr	rs	001000		
mfhi	rd	010000		
mflo	rd	010010		
mthi	rs	010001		

MIPS Instruction Coding Page 3 of 6

```
010011
mtlo rs
                011000
mult rs, rt
                011001
multu rs. rt
       rd, rs, rt 100111
nor
       rd, rs, rt 100101
or
       rd, rt, sa 000000
sll
       rd, rt, rs 000100
sllv
       rd, rs, rt 101010
slt
       rd, rs, rt 101011
sltu
       rd, rt, sa 000011
sra
       rd, rt, rs 000111
srav
       rd, rt, sa 000010
srl
       rd, rt, rs 000110
srlv
       rd, rs, rt 100010
sub
subu rd, rs, rt 100011
                001100
syscall
       rd, rs, rt 100110
xor
```

I-Type Instructions (All opcodes except 000000, 00001x, and 0100xx)

I-type instructions have a 16-bit immediate field that codes an immediate operand, a branch target offset, or a displacement for a memory operand. For a branch target offset, the immediate field contains the signed difference between the address of the following instruction and the target label, with the two low order bits dropped. The dropped bits are always 0 since instructions are word-aligned.

For the bgez, bgtz, blez, and bltz instructions, the rt field is used as an extension of the opcode field.

opcode (6)	re (5)	rt (5)	immediate (16)
opcode (6)	18 (3)	11 (3)	minediate (16)

Instruction Opcode Notes

addi rt, rs, immediate 001000 addiu rt, rs, immediate 001001

http://www.d.umn.edu/~gshute/spimsal/talref.html

14/02/2012

MIPS Instruction Coding Page 4 of 6

```
andi rt, rs, immediate 001100
beq rs, rt, label
                       000100
bgez rs, label
                       000001 \text{ rt} = 00001
bgtz rs, label
                       000111 \text{ rt} = 00000
blez rs, label
                       000110 \text{ rt} = 00000
bltz rs, label
                       000001 \text{ rt} = 00000
     rs, rt, label
                       000101
lb
      rt, immediate(rs) 100000
lbu
      rt, immediate(rs) 100100
lh
      rt, immediate(rs) 100001
lhu
      rt, immediate(rs) 100101
      rt, immediate
                      001111
      rt, immediate(rs) 100011
lwc1 rt, immediate(rs) 110001
      rt, rs, immediate 001101
      rt, immediate(rs) 101000
      rt, rs, immediate 001010
sltiu rt, rs, immediate 001011
      rt, immediate(rs) 101001
      rt, immediate(rs) 101011
swc1 rt, immediate(rs) 111001
xori rt, rs, immediate 001110
```

J-Type Instructions (Opcode 00001x)

The only J-type instructions are the jump instructions j and jal. These intructions require a 26-bit coded address field to specify the target of the jump. The coded address is formed from the bits at positions 27 to 2 in the binary representation of the address. The bits at positions 1 and 0 are always 0 since instructions are word-aligned.

MIPS Instruction Coding Page 5 of 6

When a J-type instruction is executed, a full 32-bit jump target address is formed by concatenating the high order four bits of the PC (the address of the instruction following the jump), the 26 bits of the target field, and two 0 bits.

opcode (6) target (26)

Instruction Opcode Target

j label 000010 coded address of label jal label 000011 coded address of label

Coprocessor Instructions (Opcode 0100xx)

The only instructions that are described here are the floating point instructions that are common to all processors in the MIPS family. All coprocessor instructions use opcode 0100xx. The last two bits specify the coprocessor number. Thus all floating point instructions use opcode 010001.

The instruction is broken up into fields of the same sizes as in the R-type instruction format. However, the fields are used in different ways.

Most floating point intructions use the format field to specify a numerical coding format: single precision (.s), double precision (.d), or fixed point (.w). The mfcl and mtcl instructions uses the format field as an extension of the function field.

opcode (6)	format (5)	ft (5)	fs (5)	fd (5)	function (6)
Instruction Func	tion Format				
add.s fd, fs, ft 00000	00 10000				
cvt.s.w fd, fs, ft 10000	00 10100				
cvt.w.s fd, fs, ft 10010	00 10000				
div.s fd, fs, ft 0000	11 10000				
mfc1 ft, fs 00000	00 00000				
mov.s fd, fs 0001	10 10000				
mtc1 ft, fs 00000	00 00100				
mul.s fd, fs, ft 0000	10 10000				

http://www.d.umn.edu/~gshute/spimsal/talref.html

14/02/2012

MIPS Instruction Coding Page 6 of 6

Page URL: http://www.d.umn.edu/~gshute/spimsal/talref.html

Page Author: Gary Shute

Last Modified: Sunday, 12-Feb-2012 06:19:45 CST

Comments to: gshute@d.umn.edu

sub.s fd, fs, ft 000001 10000