

ELEC373 ASSIGNMENT 1

Designing Electronic Safe

Declaration of academic integrity

I confirm that I have read and understood the University's definitions of plagiarism and collusion from the Code of Practice on Assessment. I confirm that I have neither committed plagiarism in the completion of this work nor have I colluded with any other party in the preparation and production of this work. The work presented here is my own and in my own words except where I have clearly indicated and acknowledged that I have quoted or used figures from published or unpublished sources (including the web). I understand the consequences of engaging in plagiarism and collusion as described in the Code of Practice on Assessment (Appendix L).

Contents

1	Intr	oduction	3
2	Arcl	nitecture	3
3	Mod	lules	4
	3.1	Controller	5
	3.2	Single pulser	11
	3.3	Synchroniser	15
	3.4	Counter	17
	3.5	Entry indicator	21
	3.6	Shift register	22
	3.7	Comparator	25
	3.8	Lock	27
	3.9	Seven segment decoder	29
Li	ist c	of Figures	
	1	Architectural block diagram for electronic safe. Please zoom in to make it clear.	3
	2	ASM chart of the controller module	5
	3	Testbench simulation of the controller module	9
	4	ASM chart of the single pulser module	11
	5	Quartus II state machine viewer shows the expected state machine of the single pulser after synthesis	13
	6	Testbench simulation of the single pulser module	14
	7	ASM chart of the synchroniser module	15
	8	Testbench simulation of the synchroniser module	16
	9	ASM chart of the counter module	17

10	Testbench simulation of the counter module	19
11	Testbench simulation of the shift register module	24
12	Testbench simulation of the comparator module	26
13	Testbench simulation of the lock module	28
14	ASM chart of seven segment decoder	29

1 Introduction


This assignment is to design an electronic safe and implement it on a field-programmable gate array (FPGA) board by descripting its logic with a hardware description language (HDL) and synthesising the circuit with an electronic design automation (EDA) tool.

During the design and implementation process, students will learn two visualisation techniques and one methodology to help with design: algorithmic state machine (ASM) chart, block diagram, and top-down design, and will also become familiar with three development tools for FPGA implementation: Verilog 2005 which is a HDL whose descendant is SystemVerilog, Quartus II which is the last EDA tool supports Altera DE2 board, and a HDL simulator, ModelSim HDL simulator, which is a standalone software but can be used with other EDA tools includes Quartus II.

The remainder of the report is organised as follows: Section 2 demostrates the architecture of the electronic safe. Section 3 lists all aforementioned modules each with detailed description includes ASM chart, Verilog code, and simulation results with annotations.

2 Architecture

Best to do your own block diagram before you start coding.



Zoomed in but still can't read any text!

Figure 1: Architectural block diagram for electronic safe. Please zoom in to make it clear.

Fig. 1, generated by the RTL viewer of Quartus II, is a block diagram visualisation of the architecture of the electronic safe. The left side gathers the inputs of the system and the right side gathers the outputs. The system accepts five input signals: up, down, entry, restart, and reset. All inputs go through the synchroniser and single pulser and then into the controller, except reset. The reset only connects the modules in the left half of the controller; the reset of the modules in the right half is controlled by the controller. The electronic safe uses four seven segment displays (SSD) to display the currently entered sequence of digits. The

first SSD is connected directly to the output of the counter, the remaining three are connected to the three register array of the shift register. The binary coded decimal (BCD) output of the counter is also connected to the data input of the shift register. When the shift register is triggered, the input of the counter is deposited into the first register array and the data originally in each register array is moved to the next register array. The counter and shift registerr in conjunction with the controller implements the functionality of sequential inputting a digital sequence. The outputs of the counter and shift registers are fed into the comparator. The comparator outputs a matching signal to the lock. If the lock receives the matching signal, it lights up a green light-emitting diode (LED) to indicate a correct digit sequence has been given, otherwise it lights up a red LED. If the lock is not enabled, none of the LEDs are lit. The entry indicator records the number of times the entry is pressed. When the user is ready to enter the last digit, it gives the controller a flag signal. The controller uses this signal to make a state transition, which preventing the shift register from moving an extra digit.

3 Modules

3.1 Controller

Perhaps include a schematic of this block so I now what the inputs and




Figure 2: ASM chart of the controller module.

```
module controller ( // glue logic
input clk_i,
input rst_ni,
input up_i,
input down_i,
input entry_i,
input restart_i,
input entering_last_digit_i,
```

```
output reg enable_cntr_o,
9
       output reg updown_o,
10
       output reg enable_sft_o,
11
       output reg enable_lock_o,
12
       output reg rst_cntr_no,
13
       output reg rst_entry_indicator_no,
14
       output reg rst_sft_reg_no
15
   );
16
17
18
   reg [1:0] state_d, state_q;
   parameter Idle = 2'b00;
19
   parameter Entering = 2'b01;
20
   parameter Entered = 2'b10;
21
    always @(posedge clk_i, negedge rst_ni)
23
       if (~rst_ni)
24
25
           state_q <= Idle;
       else
26
27
          state_q <= state_d;</pre>
28
    always @(state_q, up_i, down_i, entry_i, restart_i) begin
29
       state_d = state_q;
30
       enable_cntr_o = 1'b0;
31
       updown_o = 1'b1;
32
       enable_sft_o = 1'b0;
33
       enable_lock_o = 1'b1;
34
       rst_cntr_no = 1'b1;
35
       rst_entry_indicator_no = 1'b1;
36
       rst_sft_reg_no = 1'b1;
37
38
       case (state_d)
39
          Idle: begin
40
              enable_lock_o = 1'b0;
41
              rst_cntr_no = 1'b0;
42
              rst_entry_indicator_no = 1'b0;
43
              rst_sft_reg_no = 1'b0;
              if (restart_i)
45
                 state_d = Entering;
46
          \quad \text{end} \quad
47
48
49
          Entering: begin
              if (up_i) begin
50
                 updown_o = 1'b1;
51
                 enable_cntr_o = 1'b1;
52
              end else if (down i) begin
53
                 updown_o = 1'b0;
54
                 enable_cntr_o = 1'b1;
55
              end
56
57
              if (entry_i)
58
                 if (entering_last_digit_i)
59
60
                    state_d = Entered;
61
                    enable_sft_o = 1'b1;
62
63
           end
64
```

```
Entered:
65
             if (restart_i) begin
66
                state_d = Entering;
67
                rst_cntr_no = 1'b0;
68
                rst_entry_indicator_no = 1'b0;
69
                rst_sft_reg_no = 1'b0;
70
71
       endcase
72
73
   end
74
   endmodule
75
   module controller_tb;
1
   // Inputs
3
4 reg clk;
  reg rst_n;
   reg up_i;
   reg down_i;
8 reg entry_i;
   reg restart_i;
   reg entering_last_digit_i;
10
11
   // Outputs
12
   wire enable_cntr_o;
13
vire updown_o;
vire enable_sft_o;
16 wire enable_lock_o;
   wire rst_cntr_no;
17
   wire rst_entry_indicator_no;
18
   wire rst_sft_reg_no;
19
20
   controller DUT (
21
       .clk_i(clk),
22
       .rst_ni(rst_n),
23
       .up_i(up_i),
24
       .down_i(down_i),
       .entry_i(entry_i),
26
       .restart_i(restart_i),
27
       .entering_last_digit_i(entering_last_digit_i),
28
       .enable_cntr_o(enable_cntr_o),
29
       .updown_o(updown_o),
30
       .enable_sft_o(enable_sft_o),
31
       .enable_lock_o(enable_lock_o),
32
       .rst_cntr_no(rst_cntr_no),
33
       .rst_entry_indicator_no(rst_entry_indicator_no),
34
       .rst_sft_reg_no(rst_sft_reg_no)
35
   );
36
37
   // Create a 50Mhz clock
38
   always #10 clk = !clk; // every ten nanoseconds invert
39
40
41
   initial begin
      clk = 1'b0; // at time 0
42
      rst_n = 1'b0; // reset is active
43
```

```
up_i = 1'b0;
44
       down_i = 1'b0;
45
       entry_i = 1'b0;
46
       restart_i = 1'b0;
47
       entering_last_digit_i = 1'b0;
48
    end
49
50
    initial begin
51
       #20 rst_n = 1'b1; // release reset
52
53
   // State: Idle
54
55
       // Move to State Entering
56
       @(posedge clk);
57
       restart_i = 1'b1;
58
       @(posedge clk);
59
       restart_i = 1'b0;
60
61
   // State: Entering
62
63
       @(posedge clk);
64
       up_i = 1'b1;
65
       @(posedge clk);
66
       up_i = 1'b0;
67
       @(posedge clk);
69
       down_i = 1'b1;
70
       @(posedge clk);
71
       down_i = 1'b0;
72
73
       @(posedge clk);
74
       entry_i = 1'b1;
75
76
       @(posedge clk);
       entry_i = 1'b0;
77
78
       // Move to State Entered
79
       entering_last_digit_i = 1'b1;
80
       @(posedge clk);
81
       entry_i = 1'b1;
82
       @(posedge clk);
83
84
       entry_i = 1'b0;
85
    // State: Entered
86
87
       @(posedge clk);
88
       up_i = 1'b1;
89
       @(posedge clk);
90
       up_i = 1'b0;
91
92
       @(posedge clk);
93
       down_i = 1'b1;
94
95
       @(posedge clk);
96
       down_i = 1'b0;
97
       @(posedge clk);
98
       entry_i = 1'b1;
```

```
@(posedge clk);
100
        entry_i = 1'b0;
101
102
        // Move to State Entering
103
        @(posedge clk);
104
        restart_i = 1'b1;
105
        @(posedge clk);
106
        restart_i = 1'b0;
107
        entering_last_digit_i = 1'b0;
108
109
     // State: Entering
110
111
        @(posedge clk);
112
        up_i = 1'b1;
113
        @(posedge clk);
114
        up_i = 1'b0;
115
116
        @(posedge clk);
117
        down_i = 1'b1;
118
        @(posedge clk);
119
        down_i = 1'b0;
120
121
        @(posedge clk);
122
        entry_i = 1'b1;
123
        @(posedge clk);
124
        entry_i = 1'b0;
125
126
     // Reset
127
128
        #20 rst_n = 1'b0;
129
130
     // Finish the Simulation
131
        #100;
132
        $finish;
133
134
    end
135
    endmodule
136
```




Figure 3: Testbench simulation of the controller module.

Fig. 3 shows the simulation test results of the counter module. After reset was released, the controller was in the Idle state. Pressing the restart key under Idle state relased the reset of the counter, entry indicator, and shift register, enabled the lock, and entered the Entering state. In Entering state, up and down pulse

triggered enable counter signal. The down pulse also put the updown signal in low voltage level for one clock cycle. The entry pulse enabled the shift register so that the digits stored in it were shifted once. Inputting entry when flag signal, entering last digit, was raised brought the controller into the Entered state. In Entered state, up, down, and entry had no effect, except the restart reset counter, entry indicator, and shift register and brought the controller into the Entering state.

3.2 Single pulser




Figure 4: ASM chart of the single pulser module.

```
module single_pulser (
1
       input clk_i,
2
       input rst_ni,
       input key_ni,
4
       output reg pulse_o
5
   );
6
   reg [1:0] state_d, state_q;
8
   parameter WaitPressing = 2'b00;
   parameter Pressed = 2'b01;
11
   parameter WaitReleasing = 2'b10;
12
   always @(posedge clk_i, negedge rst_ni)
13
       if (!rst_ni)
14
          state_q <= WaitPressing;</pre>
15
       else
16
          state_q <= state_d;</pre>
17
```

```
always @(state_q, key_ni) begin
       pulse_o = 1'b0;
20
       state_d = state_q;
21
22
       case (state_d)
23
          WaitPressing:
             if (!key_ni)
25
                state_d = Pressed;
26
27
28
          Pressed:
             if (!key_ni) begin
29
                pulse_o = 1'b1;
30
                state_d = WaitReleasing;
31
             end else
32
                state_d = WaitPressing;
33
34
          WaitReleasing:
35
             if (key_ni)
36
                state_d = WaitPressing;
37
       endcase
38
39
   end
40
   endmodule
41
   module single_pulser_tb;
   // Inputs
3
4 reg clk;
5 reg rst_n;
   reg key_ni;
   // Outputs
9
   wire pulse_o;
10
   single_pulser DUT (
11
       .clk_i(clk),
12
13
       .rst_ni(rst_n),
       .key_ni(key_ni),
14
       .pulse_o(pulse_o)
15
   );
16
17
   // Create a 50Mhz clock
18
   always #10 clk = !clk; // every ten nanoseconds invert
19
20
   initial begin
21
       clk = 1'b0;
22
       rst_n = 1'b0;
23
       key_ni = 1'b1;
24
   end
25
26
    initial begin
27
       #20 rst_n = 1'b1; // release reset
28
29
       // Long press
30
       #16;
31
```

```
key_ni = 1'b0;
32
       #43;
33
       key_ni = 1'b1;
34
35
       // Brief contact
36
       #26;
37
       key_ni = 1'b0;
38
       #3;
39
       key_ni = 1'b1;
40
41
       #20;
42
       // Long press after brief contact
43
       #16;
44
       key_ni = 1'b0;
45
       #43;
46
       key_ni = 1'b1;
47
    // Finish the Simulation
49
       #100;
50
       $finish;
51
52
    end
53
    endmodule
54
```




Figure 5: Quartus II state machine viewer shows the expected state machine of the single pulser after synthesis.




Figure 6: Testbench simulation of the single pulser module.

Fig. 6 illustrates the simulation test results of the single pulser module. Long lasting active-low signal was shortened into one pulse. Short signal was ignored. Short signal didn't affect the functionality of the signle pulser.

3.3 Synchroniser

Not the best ASM for two cascaded flip-flops

```
sft_reg <= {sft_reg[0], d_i}
q_o = sft_reg[1]
```

Figure 7: ASM chart of the synchroniser module.

```
module sync (
2
      input clk_i,
       input d_i,
3
       output q_o
   );
   reg [1:0] sft_reg;
   always@(posedge clk_i)
9
       sft_reg <= {sft_reg[0], d_i};</pre>
10
11
   assign q_o = sft_reg[1];
12
13
   endmodule
14
   module sync_tb;
1
2
   // Inputs
4 reg clk;
5 reg d_i;
   // Outputs
   wire q_o;
8
   sync DUT (
10
       .clk_i(clk),
11
       .d_i(d_i),
12
       .q_o(q_o)
13
   );
14
15
   // Create a 50Mhz clock
16
   always #10 clk = !clk; // every ten nanoseconds invert
17
18
   initial begin
19
      clk = 1'b0;
20
       d_i = 1'b1;
21
   end
```

```
23
    initial begin
24
       #20;
25
26
       // Long press
27
28
       #16;
       d_i = 1'b0;
29
       #43;
30
       d_i = 1'b1;
31
32
       // Brief contact
33
       #46;
34
       d_i = 1'b0;
35
       #3;
36
       d_i = 1'b1;
37
       #20;
38
39
       // Long press after brief contact
40
       #16;
41
       d_i = 1'b0;
42
43
       #43;
       d_i = 1'b1;
44
       #100;
45
46
    // Finish the Simulation
47
48
       #100;
       $finish;
49
50
    end
51
   endmodule
52
```



Figure 8: Testbench simulation of the synchroniser module.

Fig. 8 displays the simulation test results of the synchroniser module. The synchroniser delayed input signal by two clock cycle and aligned the edge of the input signal with the clock edges. Short signals may be ignored by the synchroniser.

I would have had this block doing the inversion to make the ouptut active high true

3.4 Counter




Figure 9: ASM chart of the counter module.

Use behavioural to keep it simple i.e. drop it to a single state with adder and registers.

```
module counter (
       input clk_i,
2
       input rst_ni,
3
       input updown_i,
       input enable_i,
       output [3:0] bcd_o,
       output reg rc_o // ripple carry output
8
   );
   reg [3:0] state_d, state_q;
10
   assign bcd_o = state_q;
11
12
   parameter Start = 4'b0000;
13
```

```
parameter Stop = 4'b1001;
15
   always @(posedge clk_i, negedge rst_ni)
16
       if (~rst_ni)
17
          state_q <= Start;</pre>
18
       else
19
          state_q <= state_d;</pre>
20
21
   always @(state_q, enable_i, updown_i) begin
22
23
       rc_o = 1'b0;
       state_d = state_q; // default assignment next state is present state
24
       if (enable_i)
25
          if (updown_i) // count up
26
             if (state_d == Stop) begin
27
                state_d = Start;
28
                                                    This is not what your ASM shows
                rc_o = 1'b1;
29
             end else
                state_d = state_d + 1'b1;
31
          else // count down
32
             if (state_d == Start)
33
                state_d = Start;
34
             else
35
                state_d = state_d - 1'b1;
36
   end
37
38
39
   endmodule
   module counter_tb;
1
   // Inputs
3
   reg clk;
   reg rst_n;
   reg updown_i;
   reg enable_i;
7
   // Outputs
9
   wire [3:0] cnt_o;
   wire ripple_carry_o;
11
12
   counter DUT (
13
       .clk_i(clk),
14
       .rst_ni(rst_n),
15
       .updown_i(updown_i),
16
       .enable_i(enable_i),
17
       .bcd_o(cnt_o),
18
       .rc_o(ripple_carry_o)
19
   );
20
21
   // Create a 50Mhz clock
22
   always #10 clk = !clk; // every ten nanoseconds invert
23
24
   initial begin
26
       clk = 1'b0;
      rst_n = 1'b0;
27
       enable_i = 1'b0; // disabled
28
```

```
updown_i = 1'b1; // count up
29
    end
30
31
    initial begin
32
       #20 rst_n = 1'b1; // release reset
33
34
       // Test count up and ripple carry generation
35
       repeat (11) begin
36
          @(posedge clk);
37
38
          enable_i = 1'b1;
          @(posedge clk);
39
           enable_i = 1'b0;
40
41
       end
42
       // Reset
43
       @(negedge clk);
44
       rst_n = 1'b0;
45
       @(negedge clk);
46
       rst_n = 1'b1;
47
48
       // Test count down
49
       repeat (9) begin
50
          @(posedge clk);
51
          enable_i = 1'b1;
52
53
          @(posedge clk);
          enable_i = 1'b0;
54
55
       //updown_i = 1'b0; // count down
56
       repeat (10) begin
57
          @(posedge clk);
58
          enable_i = 1'b1;
59
          updown_i = 1'b0;
60
          @(posedge clk);
61
          enable_i = 1'b0;
62
          updown_i = 1'b1;
63
       end
65
    // Finish the Simulation
66
       #100;
67
68
       $finish;
    end
69
70
    endmodule
71
                       Too small to read
```

| Value | Selection | Selectio

Figure 10: Testbench simulation of the counter module.

Fig. 10 shows the simulation test results of the counter module. The counter counts up when updown is high potential and counts down when it is low potential. The enable signal triggers the counter to count once.

The first test case was to count from zero to nine. Nine set to the biggest digit this counter can count to. Counting once beyond nine returned the count to zero and generated a ripple carry. Next, Reset singal reset the count to zero. Then counting down was tested. Note that if count down to zero and then count down again, the count did not go back to nine but stayed at zero.

3.5 Entry indicator

Not yet designed.

3.6 Shift register

ASM?

```
module shift_reg #(
1
       parameter DataWidth = 4,
2
       parameter Depth = 3 // FIXME: Depth is actullay hard-coded
   )(
       input clk i,
5
       input rst_ni,
6
       input enable_i,
       input [DataWidth-1:0] d_i,
8
       output [DataWidth-1:0] reg_0_o,
       output [DataWidth-1:0] reg_1_o,
10
11
       output [DataWidth-1:0] reg_2_o
   );
12
13
   reg [DataWidth-1:0] mem_d [0:Depth-1];
14
15
   reg [DataWidth-1:0] mem_q [0:Depth-1];
16
   // TODO: more flexible
17
   assign reg_0_o = mem_q[0];
   assign reg_1_o = mem_q[1];
19
   assign reg_2_o = mem_q[2];
20
21
22
   integer i;
23
   always @(posedge clk_i, negedge rst_ni)
24
       if (!rst_ni)
25
          for(i = 0; i < Depth; i = i + 1)
26
             mem q[i] \ll 0;
27
          // For SystemVerilog, use array assignment pattern with the default
28
    → keyword:
          // mem_q <= '{default: '0};
29
       else
30
          for(i = 0; i < Depth; i = i + 1)
31
             mem_q[i] <= mem_d[i];</pre>
32
   always @(enable_i, mem_q) begin
34
35
       // default assignment next state is present state
36
       for(i = 0; i < Depth; i = i + 1)
37
          mem_d[i] = mem_q[i];
38
39
       if (enable_i) begin
           for(i = Depth - 1; i > 0; i = i - 1)
41
              mem_d[i] = mem_d[i-1];
42
           mem_d[0] = d_i;
43
44
       end
45
   end
46
47
   endmodule
   module shift_reg_tb;
1
2
   parameter DataWidth = 5;
```

```
// Inputs
   reg clk;
   reg rst_n;
   reg enable_i;
   reg [DataWidth-1:0] d_i;
10
   // Outputs
11
   wire [DataWidth-1:0] reg_0_o;
12
   wire [DataWidth-1:0] reg_1_o;
13
   wire [DataWidth-1:0] reg_2_o;
14
15
   shift_reg #(
16
       .DataWidth(DataWidth)
17
   ) DUT (
18
       .clk_i(clk),
19
       .rst_ni(rst_n),
20
       .enable_i(enable_i),
21
       .d_i(d_i),
22
23
       .reg_0_o(reg_0_o),
       .reg_1_o(reg_1_o),
       .reg_2_o(reg_2_o)
25
   );
26
27
    // Create a 50Mhz clock
29
    always #10 clk = !clk; // every ten nanoseconds invert
30
    initial begin
31
       clk = 1'b0;
32
       rst_n = 1'b0;
33
       enable_i = 1'b0;
34
       d_i = 5'd4;
35
    end
36
37
    initial begin
38
       #20 rst_n = 1'b1; // release reset
39
40
       // Shift a same value multiple times
41
       repeat (4) begin
42
          @(posedge clk);
43
44
          enable_i = 1'b1;
          @(posedge clk);
45
          enable_i = 1'b0;
46
       end
47
48
       // Reset
49
       @(negedge clk);
50
       rst_n = 1'b0;
51
       @(negedge clk);
52
       rst_n = 1'b1;
53
54
       // Shift
56
       d_i = 5'd7;
       @(posedge clk);
57
       enable_i = 1'b1;
58
       @(posedge clk);
```




Figure 11: Testbench simulation of the shift register module.

3.7 Comparator

```
module comparator #(
1
       parameter bcd_digit_0 = 4'd2,
       parameter bcd_digit_1 = 4'd8,
       parameter bcd_digit_2 = 4'd0,
       parameter bcd_digit_3 = 4'd1
   ) (
6
       input [3:0] bcd_0_i,
       input [3:0] bcd_1_i,
8
       input [3:0] bcd_2_i,
       input [3:0] bcd_3_i,
10
11
       output equal_o
   );
12
13
    assign equal_o = &{
14
       bcd_digit_0 == bcd_0_i,
15
       bcd_digit_1 == bcd_1_i,
16
       bcd_digit_2 == bcd_2_i,
17
       bcd_digit_3 == bcd_3_i
18
   };
19
20
    endmodule
21
   module comparator_tb;
2
   reg [3:0] bcd_0_i;
3
   reg [3:0] bcd_1_i;
   reg [3:0] bcd_2_i;
   reg [3:0] bcd_3_i;
   wire equal_o;
   comparator DUT (
10
       .bcd_0_i(bcd_0_i),
11
       .bcd_1_i(bcd_1_i),
12
13
       .bcd_2_i(bcd_2_i),
       .bcd_3_i(bcd_3_i),
14
       .equal_o(equal_o)
15
   );
16
17
    initial begin
18
       bcd_0_i = 4'd0;
19
       bcd_1_i = 4'd0;
20
       bcd_2_i = 4'd0;
21
       bcd_3_i = 4'd0;
22
23
   end
24
    initial begin
25
       #100;
26
27
       bcd_0_i = 4'd2;
28
       bcd_1_i = 4'd8;
29
       bcd_2_i = 4'd0;
30
       bcd_3_i = 4'd1;
```

```
#100;
32
33
       bcd_0_i = 4'd4;
34
       bcd_1_i = 4'd4;
35
       bcd_2_i = 4'd4;
36
       bcd_3_i = 4'd4;
37
       #100;
38
39
    // Finish the Simulation
40
       #100;
41
       $finish;
42
   end
43
44
   endmodule
45
```




Figure 12: Testbench simulation of the comparator module.

3.8 Lock


```
module lock (
1
       input enable_i,
2
       input unlock_i,
       output reg ledr_o,
       output reg ledg_o
   );
6
    always @(unlock_i) begin
8
       ledr_o = 1'b0;
       ledg_o = 1'b0;
10
11
       if (enable_i)
          if (unlock_i)
12
             ledg_o = 1'b1;
13
          else
14
             ledr_o = 1'b1;
15
   end
16
17
   endmodule
   module lock_tb;
1
2
   // Inputs
   reg enable_i;
   reg unlock_i;
   // Outputs
   wire ledr_o;
   wire ledg_o;
9
10
   lock DUT (
11
       .enable_i(enable_i),
12
       .unlock_i(unlock_i),
13
       .ledr_o(ledr_o),
14
15
       .ledg_o(ledg_o)
16
   );
17
    initial begin
18
       enable_i = 1'b0; // disabled
19
       unlock_i = 1'b0; // locked
20
    end
21
22
    initial begin
23
       #20;
24
25
       unlock_i = 1'b1;
26
27
       #20;
       unlock_i = 1'b0;
28
       #20;
29
30
       enable_i = 1'b1; // enabled
31
       unlock_i = 1'b1;
32
       #20;
33
       unlock_i = 1'b0;
```

```
35  #40;
36
37  // Finish the Simulation
38  #100;
39  $finish;
40  end
41
42  endmodule
```



Figure 13: Testbench simulation of the lock module.

3.9 Seven segment decoder



What is the default?

Figure 14: ASM chart of seven segment decoder.

```
/**
   For Altera DE2,
3
     -a-
   f/ /b
     -g-
       /c
      -d-
   module seven_seg_dec (
9
      input [3:0] bcd_i, // binary coded decimal input
10
      output reg [6:0] out_o
11
   );
12
13
14
   always @(bcd_i)
      case (bcd_i)
15
                           abcdefg
16
         4'h0: out_o = 7'b0000001;
17
         4'h1: out_o = 7'b1001111;
18
         4'h2: out_o = 7'b0010010;
19
         4'h3: out_o = 7'b0000110;
20
         4'h4: out_o = 7'b1001100;
```

```
4'h5: out_o = 7'b0100100;
        4'h6: out_o = 7'b0100000;
23
         4'h7: out_o = 7'b0001111;
24
         4'h8: out_o = 7'b0000000;
25
        4'h9: out_o = 7'b0000100;
        4'hA: out_o = 7'b0001000;
        4'hB: out_o = 7'b1100000;
28
        4'hC: out_o = 7'b0110001;
29
        4'hD: out_o = 7'b1000010;
30
         4'hE: out_o = 7'b0110000;
31
         4'hF: out_o = 7'b0111000;
32
      endcase
33
34
35 endmodule
```