

ELEC373 ASSIGNMENT 2

Designing Electronic Safe

Assessor: Prof. Jeremy Smith

Abstract

This is the report of the ELEC373 assignment 2. ASM charts, block diagrams, Verilog code, and simulation results of modules are presented with explanations. The full system were tested on both board and simulator, and the simulation result are explained.

Declaration of academic integrity

I confirm that I have read and understood the University's definitions of plagiarism and collusion from the Code of Practice on Assessment. I confirm that I have neither committed plagiarism in the completion of this work nor have I colluded with any other party in the preparation and production of this work. The work presented here is my own and in my own words except where I have clearly indicated and acknowledged that I have quoted or used figures from published or unpublished sources (including the web). I understand the consequences of engaging in plagiarism and collusion as described in the Code of Practice on Assessment (Appendix L).

Contents

1	Intro	oduction	3
2	Arch	itecture	3
3	Mod	ules	4
	3.1	Synchroniser	5
	3.2	Single pulser	7
	3.3	Controller	11
	3.4	Counter	17
	3.5	Entry indicator	20
	3.6	Shift register	23
	3.7	Comparator	26
	3.8	Lock	28
	3.9	Seven segment decoder	30
	3.10	Full system	32
	3.11	Conclusion	32
Li	ist o	f Figures	
	1	Architectural block diagram for electronic safe. Please zoom in to make it clear	3
	2	ASM chart of the synchroniser module	5
	3	Testbench simulation of the synchroniser module	6
	4	ASM chart of the single pulser module	7
	5	Quartus II state machine viewer shows the expected state machine of the single pulser after synthesis	9
	6	Testbench simulation of the single pulser module	10
	7	Block diagram of the controller module	11
	8	ASM chart of the controller module	12
	9	Testbench simulation of the controller module	16

10	ASM chart of the counter module	17
11	Testbench simulation of the counter module	19
12	ASM chart of the entry indicator module	20
13	Testbench simulation of the entry indicator module	22
14	ASM chart of the shift register module	23
15	Testbench simulation of the shift register module	25
16	ASM chart of the comparator module	26
17	Testbench simulation of the comparator module	27
18	ASM chart of the lock module	28
19	Testbench simulation of the lock module	29
20	ASM chart of seven segment decoder module	30
21	Full system simulation in ModelSim.	32
22	Reset switch was released and restart key was pressed	33
23	Pin was entered correctly	34
24	Restart key was pressed and the system was locked and went back to the entering state	35


1 Introduction

This assignment is to design an electronic safe and implement it on a field-programmable gate array (FPGA) board by descripting its logic with a hardware description language (HDL) and synthesising the circuit with an electronic design automation (EDA) tool.

During the design and implementation process, students will learn two visualisation techniques and one methodology to help with design: algorithmic state machine (ASM) chart, block diagram, and top-down design, and will also become familiar with three development tools for FPGA implementation: Verilog 2005 which is a HDL whose descendant is SystemVerilog, Quartus II which is the last EDA tool supports Altera DE2 board, and a HDL simulator, ModelSim HDL simulator, which is a standalone software but can be used with other EDA tools includes Quartus II.

The remainder of the report is organised as follows: Section 2 demostrates the architecture of the electronic safe. Section 3 lists all aforementioned modules each with detailed description includes ASM chart, Verilog code, and simulation results with annotations.

2 Architecture



Bit small to read, best to do your own block diagram at the start.

Figure 1: Architectural block diagram for electronic safe. Please zoom in to make it clear.

Fig. 1, generated by the RTL viewer of Quartus II, is a block diagram visualisation of the architecture of the electronic safe. The left side gathers the inputs of the system and the right side gathers the outputs. The system accepts five input signals: up, down, entry, restart, and reset. All inputs go through the synchroniser and single pulser and then into the controller, except reset. The reset only connects the modules in the left half of the controller; the reset of the modules in the right half is controlled by the controller. The electronic safe uses four seven segment displays (SSD) to display the currently entered sequence of digits. The first SSD is connected directly to the output of the counter, the

remaining three are connected to the three register array of the shift register. The binary coded decimal (BCD) output of the counter is also connected to the data input of the shift register. When the shift register is triggered, the input of the counter is deposited into the first register array and the data originally in each register array is moved to the next register array. The counter and shift registerr in conjunction with the controller implements the functionality of sequential inputting a digital sequence. The outputs of the counter and shift registers are fed into the comparator. The comparator outputs a matching signal to the lock. If the lock receives the matching signal, it lights up a green light-emitting diode (LED) to indicate a correct digit sequence has been given, otherwise it lights up a red LED. If the lock is not enabled, none of the LEDs are lit. The entry indicator records the number of times the entry is pressed. When the user is ready to enter the last digit, it gives the controller a flag signal. The controller uses this signal to make a state transition, which preventing the shift register from moving an extra digit.

3 Modules

3.1 Synchroniser

```
sft_reg <= {sft_reg[0], d_i}
q_o = sft_reg[1]
```

Figure 2: ASM chart of the synchroniser module.

```
module sync (
       input clk_i,
2
                             Technically with 2 D types there are 4 states, this could have been drawn a
3
       input d_i,
       output q_o
4
   );
5
   reg [1:0] sft_reg;
   always@(posedge clk_i)
9
       sft_reg <= {sft_reg[0], d_i};</pre>
10
11
   assign q_o = sft_reg[1];
12
13
   endmodule
14
   module sync_tb;
   // Inputs
   reg clk;
   reg d_i;
   // Outputs
   wire q_o;
   sync DUT (
10
       .clk_i(clk),
11
       .d_i(d_i),
12
       .q_o(q_o)
13
   );
14
15
   // Create a 50Mhz clock
16
   always #10 clk = !clk; // every ten nanoseconds invert
17
18
   initial begin
19
       clk = 1'b0;
20
       d_i = 1'b1;
21
   end
23
```

```
initial begin
24
       #20;
25
26
       // Long press
27
       #16;
28
       d_i = 1'b0;
29
       #43;
30
       d_i = 1'b1;
31
32
       // Brief contact
33
       #46;
34
       d_i = 1'b0;
35
       #3;
36
       d_i = 1'b1;
37
       #20;
38
39
       // Long press after brief contact
40
       #16;
41
       d_i = 1'b0;
42
       #43;
43
       d_i = 1'b1;
44
       #100;
45
46
    // Finish the Simulation
47
       #100;
48
       $finish;
49
50
    end
51
    endmodule
```

52




Figure 3: Testbench simulation of the synchroniser module.

Fig. 3 displays the simulation test results of the synchroniser module. The synchroniser delayed input signal by two clock cycle and aligned the edge of the input signal with the clock edges. Short signals may be ignored by the synchroniser.

3.2 Single pulser Three states for a single pulsar? Normally just down with 2 states.




Figure 4: ASM chart of the single pulser module.

```
module single_pulser (
       input clk_i,
       input rst_ni,
       input key_ni,
       output reg pulse_o
5
   );
6
   reg [1:0] state_d, state_q;
   parameter WaitPressing = 2'b00;
   parameter Pressed = 2'b01;
10
   parameter WaitReleasing = 2'b10;
11
12
   always @(posedge clk_i, negedge rst_ni)
13
       if (!rst_ni)
14
          state_q <= WaitPressing;</pre>
15
       else
16
          state_q <= state_d;</pre>
17
18
```

```
always @(state_q, key_ni) begin
19
       pulse_o = 1'b0;
20
       state_d = state_q;
21
22
       case (state_d)
23
          WaitPressing:
24
             if (!key_ni)
25
                 state_d = Pressed;
27
          Pressed:
28
              if (!key_ni) begin
29
                 pulse_o = 1'b1;
30
                 state_d = WaitReleasing;
31
             end else
32
                state_d = WaitPressing;
33
34
          WaitReleasing:
35
              if (key_ni)
36
                 state_d = WaitPressing;
37
38
       endcase
   end
39
40
   \verb"endmodule"
   module single_pulser_tb;
1
2
   // Inputs
3
4
   reg clk;
   reg rst_n;
   reg key_ni;
   // Outputs
   wire pulse_o;
9
10
   single_pulser DUT (
11
       .clk_i(clk),
12
       .rst_ni(rst_n),
13
       .key_ni(key_ni),
14
       .pulse_o(pulse_o)
15
   );
16
17
   // Create a 50Mhz clock
18
   always #10 clk = !clk; // every ten nanoseconds invert
19
20
   initial begin
21
       clk = 1'b0;
22
       rst_n = 1'b0;
23
       key_ni = 1'b1;
24
   end
25
26
    initial begin
27
       #20 rst_n = 1'b1; // release reset
28
29
       // Long press
30
31
       #16;
32
       key_ni = 1'b0;
       #43;
33
```

```
key_ni = 1'b1;
34
35
       // Brief contact
36
       #26;
37
       key_ni = 1'b0;
38
       #3;
39
       key_ni = 1'b1;
40
       #20;
41
42
       // Long press after brief contact
43
       #16;
44
       key_ni = 1'b0;
45
       #43;
46
       key_ni = 1'b1;
47
48
    // Finish the Simulation
49
       #100;
50
       $finish;
51
    end
52
53
    endmodule
54
```




Figure 5: Quartus II state machine viewer shows the expected state machine of the single pulser after synthesis.

Fig. 6 illustrates the simulation test results of the single pulser module. Long lasting




Figure 6: Testbench simulation of the single pulser module.

active-low signal was shortened into one pulse. Short signal was ignored. Short signal didn't affect the functionality of the signle pulser.

3.3 Controller

controller:controller 0 enable_cntr_o clk_i enable_comparator_o down_i enable_lock_o entering_last_digit_i enable_sft_o entry_i rst cntr no restart i rst entry indicator no rst ni rst_sft_reg_no up i updown o

Figure 7: Block diagram of the controller module.

The controller is a finite state machine which takes key presses and a reset switch as inputs, and outputs enable signals and flag signals to the downstream modules. Fig. 7 is the block diagram of the controller, and Fig. 8 is the controller's ASM chart. The controller has three states: Idle, Entering, and Entered. In Idle state, the system will not respond to any input except restart signal. In Entering state, the controller will output signals and flags to manipulate the counter and shift register based on the inputs. In Entered state, the controller will disable counter and shift register and enable comparator and lock. When controller is reset, its state goes back to Idle. When controller is restarted, its state goes to Entering.

```
module controller ( // glue logic
1
       input clk_i,
2
       input rst_ni,
3
       input up_i,
       input down_i,
       input entry i,
6
       input restart_i,
       input entering_last_digit_i,
8
       output reg enable_cntr_o,
9
       output reg updown_o,
10
       output reg enable_sft_o,
11
       output reg enable_lock_o,
12
       output reg rst_cntr_no,
13
       output reg rst_entry_indicator_no,
14
       output reg rst_sft_reg_no
15
   );
16
17
   reg [1:0] state_d, state_q;
18
   parameter Idle = 2'b00;
19
   parameter Entering = 2'b01;
   parameter Entered = 2'b10;
21
22
```




Figure 8: ASM chart of the controller module.

```
always @(posedge clk_i, negedge rst_ni)
       if (~rst_ni)
24
          state_q <= Idle;</pre>
25
       else
26
          state_q <= state_d;</pre>
27
28
    always @(state_q, up_i, down_i, entry_i, restart_i) begin
29
       state_d = state_q;
30
       enable_cntr_o = 1'b0;
31
       updown_o = 1'b1;
32
       enable_sft_o = 1'b0;
33
       enable_lock_o = 1'b1;
34
       rst_cntr_no = 1'b1;
35
       rst_entry_indicator_no = 1'b1;
36
       rst_sft_reg_no = 1'b1;
37
38
       case (state d)
39
          Idle: begin
40
              enable_lock_o = 1'b0;
41
              rst_cntr_no = 1'b0;
42
              rst_entry_indicator_no = 1'b0;
43
              rst_sft_reg_no = 1'b0;
44
45
              if (restart_i)
                 state_d = Entering;
46
          end
47
48
          Entering: begin
49
50
              if (up_i) begin
                 updown_o = 1'b1;
51
                 enable_cntr_o = 1'b1;
52
              end else if (down_i) begin
53
                 updown_o = 1'b0;
54
                 enable_cntr_o = 1'b1;
55
              end
56
57
              if (entry i)
58
                 if (entering_last_digit_i)
59
                     state_d = Entered;
60
                 else
61
                     enable_sft_o = 1'b1;
62
          end
63
64
          Entered:
65
              if (restart_i) begin
66
                 state_d = Entering;
67
                 rst_cntr_no = 1'b0;
68
                 rst_entry_indicator_no = 1'b0;
69
                 rst_sft_reg_no = 1'b0;
70
              end
71
       endcase
72
    end
73
74
    endmodule
75
    module controller_tb;
   // Inputs
```

```
4 reg clk;
5 reg rst_n;
6 reg up_i;
   reg down_i;
   reg entry i;
   reg restart_i;
   reg entering_last_digit_i;
10
11
   // Outputs
12
wire enable_cntr_o;
   wire updown_o;
14
   wire enable_sft_o;
15
   wire enable_lock_o;
16
   wire rst_cntr_no;
17
   wire rst_entry_indicator_no;
18
   wire rst_sft_reg_no;
19
20
   controller DUT (
21
       .clk_i(clk),
22
       .rst_ni(rst_n),
23
       .up_i(up_i),
24
       .down_i(down_i),
25
26
       .entry_i(entry_i),
       .restart_i(restart_i),
27
       .entering_last_digit_i(entering_last_digit_i),
28
       .enable_cntr_o(enable_cntr_o),
29
       .updown_o(updown_o),
30
31
       .enable_sft_o(enable_sft_o),
       .enable_lock_o(enable_lock_o),
32
       .rst_cntr_no(rst_cntr_no),
33
       .rst_entry_indicator_no(rst_entry_indicator_no),
34
       .rst_sft_reg_no(rst_sft_reg_no)
35
   );
36
37
   // Create a 50Mhz clock
38
   always #10 clk = !clk; // every ten nanoseconds invert
39
40
   initial begin
41
42
       clk = 1'b0; // at time 0
       rst n = 1'b0; // reset is active
43
      up_i = 1'b0;
44
       down_i = 1'b0;
45
       entry_i = 1'b0;
46
       restart_i = 1'b0;
47
       entering_last_digit_i = 1'b0;
48
49
   end
50
   initial begin
51
       #20 rst_n = 1'b1; // release reset
52
53
   // State: Idle
54
55
       // Move to State Entering
56
       @(posedge clk);
57
58
       restart_i = 1'b1;
       @(posedge clk);
59
       restart_i = 1'b0;
60
61
```

```
// State: Entering
62
63
        @(posedge clk);
64
        up_i = 1'b1;
65
        @(posedge clk);
66
        up_i = 1'b0;
67
68
        @(posedge clk);
69
        down_i = 1'b1;
70
        @(posedge clk);
71
        down_i = 1'b0;
72
73
        @(posedge clk);
74
        entry_i = 1'b1;
75
        @(posedge clk);
76
        entry_i = 1'b0;
77
78
        // Move to State Entered
79
        entering_last_digit_i = 1'b1;
80
        @(posedge clk);
81
        entry_i = 1'b1;
82
        @(posedge clk);
83
        entry_i = 1'b0;
84
85
    // State: Entered
86
87
        @(posedge clk);
88
        up_i = 1'b1;
89
        @(posedge clk);
90
        up_i = 1'b0;
91
92
        @(posedge clk);
93
        down_i = 1'b1;
94
        @(posedge clk);
95
        down_i = 1'b0;
96
97
        @(posedge clk);
98
        entry_i = 1'b1;
99
100
        @(posedge clk);
        entry_i = 1'b0;
101
102
        // Move to State Entering
103
        @(posedge clk);
104
        restart_i = 1'b1;
105
        @(posedge clk);
106
        restart_i = 1'b0;
107
        entering_last_digit_i = 1'b0;
108
109
    // State: Entering
110
111
        @(posedge clk);
112
        up_i = 1'b1;
113
        @(posedge clk);
114
        up_i = 1'b0;
115
116
        @(posedge clk);
117
        down_i = 1'b1;
118
        @(posedge clk);
119
```

```
down_i = 1'b0;
120
121
        @(posedge clk);
122
        entry i = 1'b1;
123
        @(posedge clk);
124
        entry_i = 1'b0;
125
126
     // Reset
127
128
        #20 rst_n = 1'b0;
129
130
131
     // Finish the Simulation
        #100;
132
        $finish;
133
     end
134
135
     endmodule
136
```




Figure 9: Testbench simulation of the controller module.

Fig. 9 shows the simulation test results of the counter module. After reset was released, the controller was in the Idle state. Pressing the restart key under Idle state relased the reset of the counter, entry indicator, and shift register, enabled the lock, and entered the Entering state. In Entering state, up and down pulse triggered enable counter signal. The down pulse also put the updown signal in low voltage level for one clock cycle. The entry pulse enabled the shift register so that the digits stored in it were shifted once. Inputting entry when flag signal, entering last digit, was raised brought the controller into the Entered state. In Entered state, up, down, and entry had no effect, except the restart reset counter, entry indicator, and shift register and brought the controller into the Entering state.

3.4 Counter




Figure 10: ASM chart of the counter module.

```
module counter (
1
       input clk_i,
2
       input rst_ni,
3
       input ena_i,
4
       input updown_i,
5
       output reg [3:0] cnt_o
6
    );
8
    always @(posedge clk_i, negedge rst_ni)
9
       if (!rst_ni)
10
           cnt_o <= 4'b0;
11
       else if (!ena_i)
12
           cnt_o <= cnt_o;</pre>
13
       else
14
           if (updown_i)
15
              if (cnt_o == 4'd9)
16
                  cnt_o <= 4'b0;</pre>
17
              else
18
                  cnt_o <= cnt_o + 1'b1;</pre>
19
20
              if (cnt_o == 4 \cdot d0)
21
```

```
cnt_o <= 4'd9;
             else
23
                 cnt_o <= cnt_o - 1'b1;</pre>
24
25
    endmodule
26
   module counter_tb;
1
2
   // Inputs
   reg clk;
4
   reg rst_n;
   reg ena_i;
   reg updown_i;
8
   // Outputs
9
   wire [3:0] cnt_o;
10
11
   counter DUT (
12
       .clk_i(clk),
13
       .rst_ni(rst_n),
14
       .ena_i(ena_i),
15
       .updown_i(updown_i),
16
       .cnt_o(cnt_o)
17
   );
18
19
   // Create a 50Mhz clock
20
   always #10 clk = !clk; // every ten nanoseconds invert
21
22
23
   initial begin
       clk = 1'b0;
24
       rst_n = 1'b0;
25
       ena_i = 1'b0; // disabled
26
       updown_i = 1'b1; // count up
27
   end
28
29
    initial begin
30
       #20 rst_n = 1'b1; // release reset
31
32
       // Test 0 -> 9
33
       @(posedge clk);
34
       ena_i = 1'b1;
35
       @(posedge clk);
36
37
       ena_i = 1'b0;
       updown_i = 1'b0;
38
       @(posedge clk);
39
       ena_i = 1'b1;
40
       @(posedge clk);
41
       ena i = 1'b0;
42
       @(posedge clk);
43
       ena_i = 1'b1;
44
       @(posedge clk);
45
       ena_i = 1'b0;
46
47
       // Test 9 -> 0
48
       updown_i = 1'b1;
49
       @(posedge clk);
50
       ena_i = 1'b1;
51
```

```
@(posedge clk);
52
       ena_i = 1'b0;
53
       @(posedge clk);
54
       ena i = 1'b1;
55
       @(posedge clk);
56
       ena_i = 1'b0;
57
58
       // Test reset
59
       @(posedge clk);
60
       ena_i = 1'b1;
61
       @(posedge clk);
62
       ena_i = 1'b0;
63
       @(posedge clk);
64
       ena_i = 1'b1;
65
       @(posedge clk);
66
       ena_i = 1'b0;
67
       @(posedge clk);
68
       rst_n = 1'b0;
69
       @(posedge clk);
70
       rst_n = 1'b1;
71
72
    // Finish the Simulation
73
       #100;
74
       $finish;
75
    end
76
77
    endmodule
78
```




Figure 11: Testbench simulation of the counter module.

Fig. 11 shows the simulation test results of the counter module. The counter counts up when updown is high potential and counts down when it is low potential. The enable signal triggers the counter to count once.

The first test case was to count from nine to zero. Nine set to the biggest digit this counter can count to. The second test case was to count beyond nine, which returned the count to zero. Next, Reset singal reset the count to zero.

3.5 Entry indicator




Figure 12: ASM chart of the entry indicator module.

```
module entry_indicator (
input clk_i,
input rst_ni,
input entry_i,
output entering_last_digit_o

Not clear what enetering_last_digit is? Is it a Boolean or a col
reg [2:0] state_d, state_q;
parameter EnteringLastDigit = 3'd3;

assign entering_last_digit_o = state_q == EnteringLastDigit;

assign entering_last_digit_o = state_q == EnteringLastDigit;
```

```
always @(posedge clk_i, negedge rst_ni)
13
       if (~rst_ni)
14
          state_q <= 3'd0;
15
       else
16
          state_q <= state_d;</pre>
17
18
    always @(state_q, entry_i) begin
19
       state_d = state_q; // default assignment next state is present state
20
       if (entry_i)
21
          if (state_d == EnteringLastDigit)
22
             state_d = EnteringLastDigit;
23
24
          else
             state_d = state_d + 1'b1;
25
   end
26
                         best to use state_q?
27
   endmodule
   module entry_indicator_tb;
   // Inputs
   reg clk;
   reg rst_n;
   reg entry_i;
   // Outputs
   wire entering_last_digit_o;
9
10
   entry_indicator DUT (
11
12
       .clk i(clk),
       .rst_ni(rst_n),
13
       .entry_i(entry_i),
14
15
       .entering_last_digit_o(entering_last_digit_o)
   );
16
17
   // Create a 50Mhz clock
18
   always #10 clk = !clk; // every ten nanoseconds invert
19
20
   initial begin
21
22
       clk = 1'b0;
       rst_n = 1'b0;
23
       entry_i = 1'b0;
24
25
   end
26
   initial begin
27
       #20 rst_n = 1'b1; // release reset
28
29
       repeat (6) begin
30
          @(posedge clk);
31
          entry_i = 1'b1;
32
          @(posedge clk);
33
          entry_i = 1'b0;
34
       end
35
36
       #40;
37
38
       $finish;
39
   end
40
```

41 42 **endmodule**



Figure 13: Testbench simulation of the entry indicator module.

Fig. 13 shows that the indicator raises entering-last-digit flag signal after entering the third digit (forth digit is the last digit as per the assignment brief).

3.6 Shift register




Figure 14: ASM chart of the shift register module.

```
module shift_reg #(
       parameter DataWidth = 4,
2
       parameter Depth = 3 // FIXME: Depth is actullay hard-coded
3
   )(
4
      input clk_i,
5
       input rst_ni,
       input enable_i,
       input [DataWidth-1:0] d_i,
       output [DataWidth-1:0] reg_0_o,
       output [DataWidth-1:0] reg_1_o,
10
       output [DataWidth-1:0] reg_2_o
11
   );
12
13
   reg [DataWidth-1:0] mem_d [0:Depth-1];
14
   reg [DataWidth-1:0] mem_q [0:Depth-1];
15
16
   // TODO: more flexible
17
   assign reg_0_o = mem_q[0];
18
   assign reg_1_o = mem_q[1];
19
   assign reg_2_o = mem_q[2];
20
21
   integer i;
22
23
   always @(posedge clk_i, negedge rst_ni)
```

```
if (!rst_ni)
25
          for(i = 0; i < Depth; i = i + 1)
26
             mem_q[i] <= 0;
27
          // For SystemVerilog, use array assignment pattern with the default keyword:
28
          // mem_q <= '{default: '0};
29
       else
30
          for(i = 0; i < Depth; i = i + 1)
31
             mem_q[i] <= mem_d[i];</pre>
32
33
    always @(enable_i, mem_q) begin
34
35
       // default assignment next state is present state
36
       for(i = 0; i < Depth; i = i + 1)
37
          mem_d[i] = mem_q[i];
38
39
       if (enable_i) begin
40
           for(i = Depth - 1; i > 0; i = i - 1)
41
              mem_d[i] = mem_d[i-1];
42
           mem_d[0] = d_i;
43
       end
44
45
    end
46
47
    endmodule
48
   module shift_reg_tb;
2
   parameter DataWidth = 5;
4
   // Inputs
5
   reg clk;
   reg rst_n;
   reg enable_i;
   reg [DataWidth-1:0] d_i;
9
10
   // Outputs
11
   wire [DataWidth-1:0] reg_0_o;
12
   wire [DataWidth-1:0] reg_1_o;
13
   wire [DataWidth-1:0] reg_2_o;
14
15
   shift_reg #(
16
       .DataWidth(DataWidth)
17
   ) DUT (
18
       .clk_i(clk),
19
       .rst_ni(rst_n),
20
       .enable_i(enable_i),
21
       .d_i(d_i),
22
       .reg_0_o(reg_0_o),
23
       .reg_1_o(reg_1_o),
24
       .reg_2_o(reg_2_o)
25
   );
26
27
    // Create a 50Mhz clock
28
   always #10 clk = !clk; // every ten nanoseconds invert
29
30
   initial begin
31
      clk = 1'b0;
32
```

```
rst_n = 1'b0;
33
       enable_i = 1'b0;
34
       d i = 5'd4;
35
36
    end
37
    initial begin
38
       #20 rst_n = 1'b1; // release reset
39
40
       // Shift a same value multiple times
41
       repeat (4) begin
42
           @(posedge clk);
43
           enable_i = 1'b1;
44
           @(posedge clk);
45
           enable_i = 1'b0;
46
       end
47
48
       // Reset
49
       @(negedge clk);
50
       rst_n = 1'b0;
51
       @(negedge clk);
52
       rst_n = 1'b1;
53
54
       // Shift
55
       d_i = 5'd7;
56
       @(posedge clk);
57
       enable_i = 1'b1;
58
       @(posedge clk);
59
       enable_i = 1'b0;
60
61
    // Finish the Simulation
62
       #100;
63
       $finish;
64
    end
65
66
    endmodule
67
```




Figure 15: Testbench simulation of the shift register module.

Fig. 15 illustrates the behaviour of the shift register. The shift register put the new data in its first register array and shifted other stored data to their next adjacent register array.

3.7 Comparator

Show the comparison in the ASM with a test condition.

```
equal_o = &{
bcd_digit_0 == bcd_0_i,
bcd_digit_1 == bcd_1_i,
bcd_digit_2 == bcd_2_i,
bcd_digit_3 == bcd_3_i
};
```

Figure 16: ASM chart of the comparator module.

```
module comparator #(
       parameter bcd_digit_0 = 4'd2,
2
       parameter bcd_digit_1 = 4'd8,
3
      parameter bcd_digit_2 = 4'd0,
4
       parameter bcd_digit_3 = 4'd1
   )(
6
7
       input [3:0] bcd_0_i,
       input [3:0] bcd_1_i,
8
       input [3:0] bcd_2_i,
9
       input [3:0] bcd_3_i,
10
       output equal_o
11
   );
12
13
   assign equal_o = &{
14
       bcd_digit_0 == bcd_0_i,
15
       bcd_digit_1 == bcd_1_i,
16
       bcd_digit_2 == bcd_2_i,
17
       bcd_digit_3 == bcd_3_i
18
   };
19
20
   endmodule
21
   module comparator_tb;
1
   reg [3:0] bcd_0_i;
  reg [3:0] bcd_1_i;
5 reg [3:0] bcd_2_i;
   reg [3:0] bcd_3_i;
```

```
wire equal_o;
8
    comparator DUT (
10
       .bcd_0_i(bcd_0_i),
11
       .bcd_1_i(bcd_1_i),
12
       .bcd_2_i(bcd_2_i),
13
       .bcd_3_i(bcd_3_i),
14
        .equal_o(equal_o)
15
    );
16
17
    initial begin
18
       bcd_0_i = 4'd0;
19
       bcd_1_i = 4'd0;
20
       bcd_2_i = 4'd0;
21
       bcd_3_i = 4'd0;
22
23
    end
24
    initial begin
25
       #100;
26
27
       bcd_0_i = 4'd2;
28
       bcd_1_i = 4'd8;
29
       bcd_2_i = 4'd0;
30
       bcd_3_i = 4'd1;
31
       #100;
32
33
       bcd_0_i = 4'd4;
34
       bcd_1_i = 4'd4;
35
       bcd_2_i = 4'd4;
36
       bcd_3_i = 4'd4;
37
       #100;
38
39
    // Finish the Simulation
40
       #100;
41
       $finish;
42
    end
43
44
    endmodule
45
```




Figure 17: Testbench simulation of the comparator module.

Fig. 17 is the simulation result of the lock module. The module raised equal signal when inputs matched with the stored parameters.

3.8 Lock




Figure 18: ASM chart of the lock module.

```
module lock (
1
2
       input enable_i,
       input unlock_i,
3
       output reg ledr_o,
4
       output reg ledg_o
   );
6
   always @(unlock_i) begin
       ledr_o = 1'b0;
9
       ledg_o = 1'b0;
10
       if (enable_i)
11
          if (unlock_i)
12
             ledg_o = 1'b1;
13
          else
14
             ledr_o = 1'b1;
15
16
   end
17
   endmodule
18
   module lock_tb;
1
2
   // Inputs
3
  reg enable_i;
   reg unlock_i;
   // Outputs
```

```
wire ledr_o;
9
    wire ledg_o;
10
    lock DUT (
11
        .enable i(enable i),
12
        .unlock_i(unlock_i),
13
       .ledr_o(ledr_o),
14
        .ledg_o(ledg_o)
15
    );
16
17
    initial begin
18
       enable_i = 1'b0; // disabled
19
       unlock_i = 1'b0; // locked
20
21
22
    initial begin
23
       #20;
24
25
       unlock_i = 1'b1;
26
       #20;
27
       unlock_i = 1'b0;
28
       #20;
29
30
       enable_i = 1'b1; // enabled
31
       unlock_i = 1'b1;
32
       #20;
33
       unlock_i = 1'b0;
34
       #40;
35
36
    // Finish the Simulation
37
       #100;
38
       $finish;
39
    end
40
41
    endmodule
42
```




Figure 19: Testbench simulation of the lock module.

Fig. 19 is the simulation result of the lock module. The lock turned off both green and red LED when enable signal wa low, turned on the red LED and turned off the green LED when the enable signal is high and unlock signal is low, turned on the green LED and turned off the red LED when the enable signal is high and the unlock signal is high.

3.9 Seven segment decoder




Figure 20: ASM chart of seven segment decoder module.

```
// decoder: convert coded input into conded output
  For Altera DE2,
5
   f/ /b
    -g-
   el lc
9
10
   displays 0123456789ABCDEF
11
12
   module seven_seg_dec (
13
          input [3:0] bcd_i, // binary coded decimal input
14
           output reg [6:0] out_o
15
   );
16
17
   always @(bcd_i)
18
```

```
19
            case (bcd_i)
                    //
                                     abcdefg
20
                    4'h0: out_o = 7'b0000001;
21
                    4'h1: out_o = 7'b1001111;
22
                    4'h2: out_o = 7'b0010010;
23
                    4'h3: out_o = 7'b0000110;
24
                    4'h4: out_o = 7'b1001100;
25
                    4'h5: out_o = 7'b0100100;
26
                    4'h6: out_o = 7'b0100000;
27
                    4'h7: out_o = 7'b0001111;
28
                    4'h8: out_o = 7'b0000000;
29
                    4'h9: out_o = 7'b0000100;
30
31
                    default: out_o = 7'b11111111;
            {\tt endcase}
32
33
   endmodule
```

3.10 Full system




Figure 21: Full system simulation in ModelSim.

Fig. 21 is the full system simulation result in ModelSim. The system was started by released reset and pressed restart key, which was indicated by the controller's state transitived from 00 (Idle) to 01 (Entering) at the bottom line. The red led was turned on after the system started. By entering up, down, and entry keys, the user input digits were stored in the shift register. The seven segment decoders read digits from the shift register and displayed them. After user input every digits, the system went into 10 (Entered) state. In the Entered state, the user input digits were compared with the pin stored in the device. The user input digits matched with the pin, and the green led turned on and red led turned off. The system can be restarted by pressing the restart key.

3.11 Conclusion

In this assignment, a electronic safe system was designed with top-down methodology. Detailed module representations include block diagrams, ASM charts, verilog code, and simulated waveforms are presented. Modules were tested by exhausting paths of their ASM chart, and the simulation test results were explained. The full system was tested by the sepecified use case in both the board and the simulator, and the corresponding simulation test results were also explained.




Figure 22: Reset switch was released and restart key was pressed.




Figure 23: Pin was entered correctly.




Figure 24: Restart key was pressed and the system was locked and went back to the entering state.