

ELEC373 ASSIGNMENT 3

MIPS Processor

Author: Minghong Xu (201601082)

Assessor: Prof. Jeremy Smith

Abstract

This report presents the results of ELEC373 assignment 3, which was divided into Part A and Part B. Part A focused on familiarise the MISP assembly language. Part B centered on adding three instructions to an existing MIPS CPU design. ASM chart, block diagram, Assembly code, Verilog Code, and test result were presented.

Declaration of academic integrity

I confirm that I have read and understood the University's definitions of plagiarism and collusion from the Code of Practice on Assessment. I confirm that I have neither committed plagiarism in the completion of this work nor have I colluded with any other party in the preparation and production of this work. The work presented here is my own and in my own words except where I have clearly indicated and acknowledged that I have quoted or used figures from published or unpublished sources (including the web). I understand the consequences of engaging in plagiarism and collusion as described in the Code of Practice on Assessment (Appendix L).

Contents

1	Part A			
		1.0.1	Using data segment	4
2	Part	В		6
	2.1	Testin	g	14
		2.1.1	Code coverage	18
References				

Perhaps a few more sections

List of Figures

1	Result of Part A visualised by SignalTap. 0000000b is effectively 8 on the DE2 seven segment display.	4
2	Dump .data section to data segment using the MARS editor	5
3	ASM chart for the ALU module	6
4	ASM chart for the four inputs multiplexer module	7
5	ASM chart for the sign extension module	7
6	Block diagram of the <i>lb</i> implementation design	7
7	Test results of Part B visualised by SignalTap	15
8	Expected test result of <i>nor</i>	16
9	Expected test result of <i>xori</i>	17
10	Expected test result of lb	17
11	Store 0xAABB CCDD to address 0x000 0200 with lui, ori, sw, and lw	20
12	Pick byte DD, CC, BB, and AA from 0xAABB CCDD with sign extension	20
13	Invert all bit of 0xFF00 F0F0 to 00FF 0F0F by <i>nor</i> it with zeros	20
14	0x7B41 92C0 <i>xori</i> 0x0000 5730 yields 0x7B41 C5F0	21
15	0xF0F0 F0F0 and 0x0F0F 0F0F yields 0x0000 0000, or yields 0xFFFF FFFF.	21
16	Set 1 because 0x6666 6666 less than 0x7777 7777	21
17	Expected test result of <i>addi</i> , <i>addiu</i> , <i>add</i> , and <i>addu</i> . The given MIPS implementation does not implement signalling overflow exception, so the overflow condition cannot be tested	22
18	Expected test result of <i>sub</i> and <i>subu</i> . Again, the overflow condition cannot be tested	22
19	Two values were equal, branching to a label was executed, and skipped an instruction	22
20	Jumped to a label and skipped an instruction	23

1 Part A

Part A is to write a MIPS assembly program for displaying the lowest 8 digits of my student ID on the DE2 board seven segment display [1].

Below is a program in MIPS assembly displays 01601082 on the DE2 board seven segment display.

```
.text
   .globl _main
   _main:
            # Construct the HEXO_R reg addr in GPR 1
           lui $t1, OxFFFF # Upper half addr
           ori $t1, $t1, 0x2010 # Lower half addr
6
                                                    This instruction is not needed if you used the full of
            # Clear the upper 16 bits of GPR 0
8
           lui $t0, 0x0000
9
10
            # Set the lower 16 bits of GPR 0
11
            ori $t0, $zero, 0x0024 # decimal 2
12
            sw $t0, 0x0000($t1) # Store the decimal O into the HEXO_R reg
13
14
           ori $t0, $zero, 0x0000 # decimal 8
15
           sw $t0, 0x0004($t1) # Store the decimal 1 into the HEX1_R reg
16
17
           ori $t0, $zero, 0x0040 # decimal 0
18
           sw $t0, 0x0008($t1) # Store the decimal 6 into the HEX2_R reg
19
           ori $t0, $zero, 0x0079 # decimal 1
21
           sw $t0, 0x000C($t1) # Store the decimal O into the HEX3_R req
22
23
           ori $t0, $zero, 0x0040 # decimal 0
24
            sw $t0, 0x0010($t1) # Store the decimal 1 into the HEX4_R req
25
26
           ori $t0, $zero, 0x0002 # decimal 6
27
            sw $t0, 0x0014($t1) # Store the decimal O into the HEX5_R reg
28
29
           ori $t0, $zero, 0x0079 # decimal 1
30
           sw $t0, 0x0018($t1) # Store the decimal 8 into the HEX6_R reg
31
           ori $t0, $zero, 0x0040 # decimal 0
33
            sw $t0, 0x002C($t1) # Store the decimal 2 into the HEX7_R reg
34
```

The code above were work as expect, as shown in Figure 1

Add a block at the end like lab1: j lab1 to stop the programme running wild




Figure 1: Result of Part A visualised by SignalTap. 0000000b is effectively 8 on the DE2 seven segment display.

1.0.1 Using data segment

The code below is an attempt to simplify by using a .data section. However, I didn't figure out how to use the dump of the .data with the given MIPS implementation. Figure 2 is the dumped data segment visualised in the *MARS* editor.

```
.data
   .word
2
   first_ld: 18
                    # 2
   second_ld: 0
                    # 8
5 third_ld: 64
                    # 0
6 fourth_ld: 121 # 1
7 fifth_ld: 64
                     # 0
8 sixth ld: 2
                     # 6
   seventh_ld: 121 # 1
9
   eighth_ld: 64
10
   HEX7_R: 0xFFFF202C
11
   HEX6_R: 0xFFFF2028
12
   HEX5_R: 0xFFFF2024
13
   HEX4_R: 0xFFFF2020
14
   HEX3_R: 0xFFFF201C
15
   HEX2_R: 0xFFFF2018
16
   HEX1_R: 0xFFFF2014
17
   HEXO_R: 0xFFFF2010
18
19
   .text
20
   .globl _main
21
   _main:
           lw $t0, first_ld
23
           sw $t0, HEX7_R
24
```

```
25
             lw $t0, second_ld
26
             sw $t0, HEX6_R
27
             lw $t0, third_ld
29
             sw $t0, HEX5_R
30
31
             lw $t0, fourth_ld
32
             sw $t0, HEX4_R
33
34
             lw $t0, fifth_ld
35
             sw $t0, HEX3_R
36
37
             lw $t0, sixth_ld
38
             sw $t0, HEX2_R
39
40
                                     This seems to be less efficient than your previous code it seems to be
             lw $t0, seventh ld
41
             sw $t0, HEX1_R
42
43
             lw $t0, eighth_ld
44
             sw $t0, HEXO_R
45
```




Figure 2: Dump .data section to data segment using the MARS editor.

Any photo of the number on the board.

2 Part B

Part B is to add three instructions to the existing MIPS CPU design and write tests for them [1].

Figure 3, 4, and 5 are the ASM charts for ALU, four inputs multiplexer, and sign extension, respectively. Figure 6 is the block diagram for the *lb* instruction implementation.




Figure 3: ASM chart for the ALU module.




Figure 4: ASM chart for the four inputs multiplexer module.




Figure 5: ASM chart for the sign extension module.




Figure 6: Block diagram of the lb implementation design.

To add *nor*, *xori*, and *lb* to the existing design, the following modifications were made.

```
--- MIPS_System_Students\MIPS_CPU\mipsparts.v
                                                            2013-02-08 11:49:24.000000000
    → +0100
   +++ MIPS_System_Students\MIPS_CPU\mipsparts.v
                                                            2023-04-20 16:22:16.000000000
    → +0100
   @@ -18,28 +18,31 @@
3
       assign rd1 = (ra1 != 0) ? rf[ra1] : 0;
       assign rd2 = (ra2 != 0) ? rf[ra2] : 0;
5
     endmodule
6
7
    module alu(input
                            [31:0] a, b,
9
                input
                            [2:0] alucont,
10
                input
                            [3:0] alucont,
11
                output reg [31:0] result,
12
                output
                                   zero);
13
14
       wire [31:0] b2, sum, slt;
15
16
   - assign b2 = alucont[2] ? ~b:b;
17
   - assign sum = a + b2 + alucont[2];
18
   + assign b2 = alucont[3] ? ~b : b;
19
20
   + assign sum = a + b2 + alucont[3];
       assign slt = sum[31];
21
22
       always@(*)
23
         case(alucont[1:0])
24
           2'b00: result <= a & b;
25
           2'b01: result <= a | b;
26
           2'b10: result <= sum;
27
           2'b11: result <= slt;
28
        case(alucont[2:0])
29
           3'b000: result <= a & b;
30
           3'b001: result <= a | b;
31
           3'b010: result <= sum;
32
           3'b011: result <= slt;
33
           3'b100: result <= ~(a | b); // NOR
34
           3'b101: result <= a \hat{} b; // XOR
35
           default: result <= 32'bx; // FIXME: I don't know whether this is a sensible
36

→ default

         endcase
37
38
       assign zero = (result == 32'b0);
39
40
     endmodule
41
42
   @@ -121,6 +124,48 @@
43
                    input
44
45
                    output [WIDTH-1:0] y);
46
       assign y = s ? d1 : d0;
47
48
     endmodule
49
50
51
```

```
52
   +module mux4 #(
53
         parameter WIDTH = 8
54
   +)(
55
         input [WIDTH-1:0] d0, d1, d2, d3,
56
         input [1:0] s,
57
         output reg [WIDTH-1:0] y
58
   +);
60
   +always @(d0, d1, d2, d3, s)
61
         case (s)
62
           2'b00: y <= d0;
63
            2'b01: y <= d1;
64
            2'b10: y <= d2;
65
            2'b11: y <= d3;
66
         endcase
68
   +endmodule
69
70
71
72
   +module sign_ext(
73
         input [7:0] a,
         output [31:0] y
75
   +);
76
77
         assign y = \{\{24\{a[7]\}\}, a\};
78
79
   +endmodule
                                 Did you need zero_ext?
80
81
82
83
   +module zero_ext(
84
         input [7:0] a,
85
         output [31:0] y
86
   +);
87
88
         assign y = \{24'b0, a\};
89
   +endmodule
91
                                                       2013-02-08 11:48:52.000000000 +0100
   --- MIPS_System_Students\MIPS_CPU\mips.v
   +++ MIPS_System_Students\MIPS_CPU\mips.v
                                                       2023-04-20 16:23:12.000000000 +0100
   00 -19,14 +19,14 00
3
                 output [31:0] memaddr,
4
                 output [31:0] memwritedata,
5
                 input [31:0] memreaddata);
                   signext, shiftl16, memtoreg, branch;
      wire
8
       wire
                   pcsrc, zero;
9
                   alusrc, regdst, regwrite, jump;
      wire
10
      wire [2:0] alucontrol;
11
                   alusrc, regdst, regwrite, jump, lb;
      wire
12
      wire [3:0] alucontrol;
13
14
       // Instantiate Controller
15
       controller c(.op
                                 (instr[31:26]),
16
```

```
.funct
                                     (instr[5:0]),
17
                                     (zero),
                       .zero
18
                       .signext
                                     (signext),
19
    00 -35,12 +35,13 00
20
                       .memwrite
                                     (memwrite),
21
                       .pcsrc
                                     (pcsrc),
22
                                     (alusrc),
                       .alusrc
23
                                     (regdst),
                       .regdst
24
                       .regwrite
                                     (regwrite),
25
                                     (jump),
                       .jump
26
                       .1b
                                     (lb),
27
28
                       .alucontrol (alucontrol));
29
       // Instantiate Datapath
30
       datapath dp( .clk
                                     (clk),
31
                                     (reset),
32
                       .reset
                                     (signext),
33
                       .signext
    00 -48,12 +49,13 00
34
                                     (memtoreg),
                       .memtoreg
35
                       .pcsrc
                                     (pcsrc),
36
                                     (alusrc),
                       .alusrc
37
                       .regdst
                                     (regdst),
38
39
                       .regwrite
                                     (regwrite),
                                     (jump),
                       .jump
40
                       .1b
                                     (lb),
41
                       .alucontrol (alucontrol),
42
                                     (zero),
43
                       .zero
                       .pc
                                     (pc),
44
                       .instr
                                     (instr),
45
                                     (memaddr),
                       .aluout
46
                                     (memwritedata),
                       .writedata
47
    @@ -67,27 +69,29 @@
48
                                         signext,
                          output
49
                          output
                                         shiftl16,
50
                                         memtoreg, memwrite,
51
                          output
                          output
                                         pcsrc, alusrc,
52
                          output
                                         regdst, regwrite,
53
54
                          output
                                         jump,
                          output [2:0] alucontrol);
55
                                         lb,
                          output
56
                          output [3:0] alucontrol);
57
58
       wire [1:0] aluop;
59
       wire [2:0] aluop;
60
       wire
                    branch;
61
62
       maindec md( .op
                              (op),
63
                      .signext
                                   (signext),
64
                                   (shiftl16),
                      .shiftl16
65
                                   (memtoreg),
                      .memtoreg
66
                      .memwrite
                                   (memwrite),
67
                                   (branch),
                      .branch
68
                                   (alusrc),
                      .alusrc
69
                                   (regdst),
70
                      .regdst
71
                      .regwrite
                                  (regwrite),
                                   (jump),
                      .jump
72
                      .1b
                                   (lb),
73
                                   (aluop));
74
                      .aluop
```

```
75
       aludec ad( .funct
                                 (funct),
76
                                 (aluop),
                    .aluop
77
                    .alucontrol (alucontrol));
78
79
    @@ -100,77 +104,84 @@
80
                     output
                                   signext,
81
                     output
                                   shiftl16,
82
                                   memtoreg, memwrite,
                     output
83
                                   branch, alusrc,
                     output
84
                                   regdst, regwrite,
85
                     output
86
                     output
                                   jump,
                     output [1:0] aluop);
87
                     output
                                   1b,
88
                     output [2:0] aluop);
89
90
       reg [10:0] controls;
91
       reg [12:0] controls;
92
93
       assign {signext, shiftl16, regwrite, regdst,
94
                alusrc, branch, memwrite,
95
                memtoreg, jump, aluop} = controls;
96
       assign {signext, shiftl16, regwrite, regdst, alusrc, branch, memwrite, memtoreg,
97
        jump, lb, aluop} = controls;
98
       always @(*)
99
         case(op)
100
           6'b000000: controls <= 11'b00110000011; // Rtype
101
           6'b100011: controls <= 11'b10101001000; // LW
102
           6'b101011: controls <= 11'b10001010000; // SW
103
           6'b000100: controls <= 11'b10000100001; // BEQ
104
         case(op)
                                                        // aluop
105
            6'b000000: controls <= 13'b0_0_1_1_0_0_0_0_0_111; // Rtype
106
           6'b100011: controls <= 13'b1_0_1_0_1_0_0_1_0_0000; // LW
107
           6'b100000: controls <= 13'b1_0_1_0_1_0_1_0_1_000; // LB signext regwrite
108
        alusrc memtoreg
           6'b101011: controls <= 13'b1_0_0_0_1_0_1_0_0_0000; // SW
109
           6'b000100: controls <= 13'b1_0_0_0_0_1_0_0_0_001; // BEQ
110
           6'b001000,
111
           6'b001001: controls <= 11'b10101000000; // ADDI, ADDIU: only difference is
112
        exception
           6'b001101: controls <= 11'b00101000010; // ORI
113
           6'b001111: controls <= 11'b01101000000; // LUI
114
           6'b000010: controls <= 11'b00000000100; // J
115
                       controls <= 11'bxxxxxxxxxxx; // ???</pre>
           default:
116
           6'b001001: controls <= 13'b1_0_1_0_1_0_0_0_0_0000; // ADDI, ADDIU: only
117
        difference is exception
           6'b001101: controls <= 13'b0_0_1_0_1_0_0_0_0_010; // ORI
118
           6'b001110: controls <= 13'b0_0_1_0_1_0_0_0_0_0_011; // XORI
119
           6'b001111: controls <= 13'b0_1_1_0_1_0_0_0_0_0000; // LUI
120
           6'b000010: controls <= 13'b0_0_0_0_0_0_0_1_0_000; // J
121
           default:
                      controls <= 13'bx_x_x_x_x_x_x_x_x_x_xxx; // ???</pre>
122
         endcase
123
124
125
     endmodule
126
     module aludec(input
                                [5:0] funct,
127
                    input
                                [1:0] aluop,
128
```

```
output reg [2:0] alucontrol);
129
                    input
                                [2:0] aluop,
130
                    output reg [3:0] alucontrol);
131
132
       always @(*)
133
         case(aluop)
134
            2'b00: alucontrol <= 3'b010; // add
135
            2'b01: alucontrol <= 3'b110; // sub
136
           2'b10: alucontrol <= 3'b001; // or
137
           default: case(funct)
                                            // RTYPE
138
           3'b000: alucontrol <= 4'b0_010; // add
139
           3'b001: alucontrol <= 4'b1_010; // sub
140
           3'b010: alucontrol <= 4'b0_001;
141
           3'b011: alucontrol <= 4'b0_101; // xori
142
           default: case(funct) // RTYPE
143
                6'b100000,
                6'b100001: alucontrol <= 3'b010; // ADD, ADDU: only difference is exception
145
                6'b100001: alucontrol <= 4'b0_010; // ADD, ADDU: only difference is
146
        exception
                6'b100010,
147
                6'b100011: alucontrol <= 3'b110; // SUB, SUBU: only difference is exception
148
                6'b100100: alucontrol <= 3'b000; // AND
149
                6'b100101: alucontrol <= 3'b001; // OR
150
                6'b101010: alucontrol <= 3'b111; // SLT
151
                           alucontrol <= 3'bxxx; // ???
                default:
152
              endcase
153
                6'b100011: alucontrol <= 4'b1_010; // SUB, SUBU: only difference is
154
        exception
                6'b100100: alucontrol <= 4'b0_000; // AND
155
                6'b100101: alucontrol <= 4'b0_001; // OR
156
                6'b101010: alucontrol <= 4'b1_011; // SLT
157
                6'b100111: alucontrol <= 4'b0_100; // NOR
158
                default:
                           alucontrol <= 4'bx_xxx; // ???</pre>
159
            endcase
160
         endcase
161
     endmodule
162
163
     module datapath(input
                                     clk, reset,
164
                      input
                                     signext,
165
                                     shiftl16,
                      input
166
                      input
                                     memtoreg, pcsrc,
167
168
                      input
                                     alusrc, regdst,
                      input
                                     regwrite, jump,
169
                              [2:0]
170
                      input
                                     alucontrol,
                      input
                                     1b,
171
                                     alucontrol,
                      input [3:0]
172
                      output
173
                      output [31:0] pc,
174
                      input [31:0] instr,
175
                      output [31:0] aluout, writedata,
176
                      input [31:0] readdata);
177
178
       wire [4:0] writereg;
179
       wire [31:0] pcnext, pcnextbr, pcplus4, pcbranch;
180
181
       wire [31:0] signimm, signimmsh, shiftedimm;
       wire [31:0] srca, srcb;
182
       wire [31:0] result;
183
       wire
                    shift;
184
```

```
+ wire [31:0] lbres;
    + wire [31:0] seres;
186
       wire [7:0] byteres;
187
188
        // next PC logic
189
        flopr #(32) pcreg (.clk
                                     (clk),
190
                              .reset (reset),
191
                              .d
192
                                     (pcnext),
                                     (pc));
193
                              .q
    @@ -207,32 +218,65 @@
194
                            .rd2
                                      (writedata));
195
196
        mux2 #(5)
                     wrmux(.d0
                                  (instr[20:16]),
197
                            .d1
                                  (instr[15:11]),
198
                                  (regdst),
                            .s
199
                                  (writereg));
200
                            . у
201
        mux4 bytemux(
202
            .d0 (readdata[7:0]),
203
    +
            .d1 (readdata[15:8]),
204
            .d2 (readdata[23:16]),
205
            .d3 (readdata[31:24]),
206
207
            .s (aluout[1:0]),
            .y (byteres)
208
        );
209
210
        sign_ext se(
211
212
            .a (byteres),
            .y (seres)
    +
213
    +
        );
214
215
        mux2 #(32) lbmux(
216
            .d0 (readdata),
217
            .d1 (seres),
218
                 (lb),
219
            .s
            .y (lbres)
220
        );
221
222
223
        mux2 #(32) resmux(.d0 (aluout),
                              .d1 (readdata),
224
                              .s
                                  (memtoreg),
225
                                  (result));
226
        mux2 #(32) resmux(
227
            .d0 (aluout),
228
            .d1 (lbres),
229
            .s (memtoreg),
230
            .y (result)
231
        );
232
233
        sign_zero_ext sze(.a
                                        (instr[15:0]),
234
                                        (instr[15:0]), // filled the left 32 bits with the
    + sign_zero_ext sze(.a
235

→ sign bit

                            .signext (signext),
236
                                      (signimm[31:0]));
237
                            .у
238
                                          (signimm[31:0]),
        shift_left_16 sl16(.a
239
                                          (shiftl16),
                              .shiftl16
240
                                          (shiftedimm[31:0]));
241
                              . у
```

```
242
       // ALU logic
243
       mux2 #(32) srcbmux(.d0 (writedata),
244
                             .d1 (shiftedimm[31:0]),
245
                                 (alusrc),
246
                             .y (srcb));
247
       mux2 #(32) srcbmux(.d0 (writedata), // data from a reg
248
                             .d1 (shiftedimm[31:0]), // stands for immediate/offset
                                 (alusrc), // if `alusrc` is 1, select `d1`
250
                                 (srcb)); // d0 or d1
251
252
                    alu( .a
253
       alu
                                    (srca),
                                    (srcb),
254
                          .alucont (alucontrol),
255
                          .result (aluout),
256
                                    (zero));
                          .zero
257
     endmodule
258
```

The principle of the lb implementation is complex. A typical form of the lb instruction is

```
lb rd, imm(addr)
```

ALU outputs addr + imm as the data address to the data memory for reading a data. On the other hand, the data memory ignores the two least significant value of the input data address:

```
ram2port_inst_data Inst_Data_Mem (
    .address_a (inst_addr[12:2]),
    .address_b (data_addr[12:2]),
```

Thus, we can use the last two bits of the immediate value, which is effectively the last two bits of the ALU output provided that the last two bits of the addr are both zero (remember aluout = addr + imm), for selecting the byte of the data stored at the address addr.

2.1 Testing

10

11

Below is the test code for *nor*, *xori*, and *lb*.

```
1  ### nor
2
3  # Test data OxFFOO FOFO
4  lui $t0, 0xFFOO
5  ori $t0, $t0, 0xF0FO
6
7  nor $t1, $t0, $zero # Invert all bits; expect OxOOFF OFOF
8
```

You've done 0xFF00F0F0 NOR 0x00000000 which will toggle all the bits but a NOT instruction wo

```
12
   # Test data 0x7B41 92C0
13
   lui $t0, 0x7B41
14
                                Why go for something that will take more time to check if it is working. Ju
   ori $t0, $t0, 0x92C0
15
16
   xori $t1, $t0, 0x5730 # expect GPR 1 contains 0x7B41 C5F0
17
18
19
20
   ### lb
21
22
   # Store test data OxAABB CCDD to GPR 9
23
   lui $t9, 0x0000
24
   addiu $t9, $t9, 0x0200
25
   lui $t0, OxAABB
26
                              Your test value was 0XAABBCCDD what this doesn't prove is whether the
   ori $t0, $t0, 0xCCDD
   sw $t0, 0x0000($t9)
28
29
   lb $t1, 0x0000($t9)
30
   lb $t2, 0x0001($t9)
31
   1b $t3, 0x0002($t9)
32
   1b $t4, 0x0003($t9)
```

Figure 7 is the overview of the test results for Part B. Figure 8, 9, and 10 are the test result for *nor*, *xori*, and *lb*, respectively.




Figure 7: Test results of Part B visualised by SignalTap.




Figure 8: Expected test result of *nor*.




Figure 9: Expected test result of *xori*.




Figure 10: Expected test result of *lb*.

2.1.1 Code coverage

High test coverage could help to ensure modifications don't affect other functionalities. There are numerous coverage criteria such as function coverage and condition coverage. For this task, we want to have high function coverage to ensure the modification doesn't affect the other instruction implementation. The test code below covers all the implemented instructions.

```
# lui ori
  lui $s0, 0x0000
   ori $s0, $s0, 0x0200
   # sw lw
   lui $s1, OxAABB
   ori $s1, $s1, 0xCCDD
  sw $s1, 0x0000($s0)
10
   lw $t0, 0x0000($s0)
11
12
   # lb
13
14
   lb $t0, 0x0000($s0)
15
   lb $t0, 0x0001($s0)
16
   1b $t0, 0x0002($s0)
17
   1b $t0, 0x0003($s0)
18
19
   # nor
20
21
   lui $s1, 0xFF00
22
   ori $s1, $s1, 0xF0F0 # Test data 0xFF00 F0F0
23
24
   nor $t0, $s1, $zero # Invert all bits; expect Ox00FF OFOF
25
26
27
   # xori
28
   lui $s1, 0x7B41
29
   ori $s1, $s1, 0x92C0 # Test data 0x7B41 92C0
30
31
   xori $t0, $s1, 0x5730 # Expect 0x7B41 C5F0
32
33
   # and or
34
35
   lui $s1, 0xF0F0
36
   ori $s1, $s1, 0xF0F0
37
38
   lui $s2, 0x0F0F
39
   ori $s2, $s2, 0x0F0F
40
41
   and $t0, $s1, $s2 # Expect 0x0000 0000
42
   or $t0, $s1, $s2 # Expect OxFFFF FFFF
43
44
   # slt
45
  lui $s1, 0x6666
47
   ori $s1, $s1, 0x6666
```

```
49
   lui $s2, 0x7777
50
   ori $s2, $s2, 0x7777
51
52
   slt $t0, $s1, $s2 # Expect being set to 1
53
54
   # addi, addiu, add, addu
55
   lui $s1, 0x7FFF
57
   ori $s1, $s1, 0xFFFF # Max positive int in 2's complement
58
59
   addi $t0, $s1, 0x0001 # Expect 0x8000 0000 with overflow
60
   addiu $t0, $s1, 0x0001 # Expect 0x8000 0000 without overflow
61
62
   lui $s2, 0x0000
63
   ori $s2, $s2, 0x0001
65
   add $t0, $s1, $s2  # Expect Ox8000 0000 with overflow
66
   addu $t0, $s1, $s2  # Expect 0x8000 0000 without overflow
67
68
   # sub, subu
69
70
   lui $s1, 0x8000
71
   ori $s1, $s1, 0x0000 # Min negative int in 2's complement
72
73
   lui $s2, 0x0000
74
   ori $s2, $s2, 0x0001
75
76
   sub $t0, $s1, $s2 # Expect Ox7FFF FFFF with overflow
77
   subu $t0, $s1, $s2 # Expect Ox7FFF FFFF without overflow
78
79
   # beq
80
81
   lui $s1, 0x6666
82
   ori $s1, $s1, 0x6666 # Min negative int in 2's complement
83
84
   lui $s2, 0x6666
85
   ori $s2, $s2, 0x6666
86
87
   beq $s1, $s2, GOTO
88
   add $t0, $t0, $t0 # Random instr
89
   GOTO:
90
91
   # j
92
93
   j End
94
  add $t0, $t0, $t0 # Random instr
  End:
96
```




Figure 11: Store 0xAABB CCDD to address 0x000 0200 with lui, ori, sw, and lw.




Figure 12: Pick byte DD, CC, BB, and AA from 0xAABB CCDD with sign extension.




Figure 13: Invert all bit of 0xFF00 F0F0 to 00FF 0F0F by *nor* it with zeros.




Figure 14: 0x7B41 92C0 xori 0x0000 5730 yields 0x7B41 C5F0.




Figure 15: 0xF0F0 F0F0 and 0x0F0F 0F0F yields 0x0000 0000, or yields 0xFFFF FFFF.




Figure 16: Set 1 because 0x6666 6666 less than 0x7777 7777.




Figure 17: Expected test result of *addi*, *addiu*, *add*, and *addu*. The given MIPS implementation does not implement signalling overflow exception, so the overflow condition cannot be tested.




Figure 18: Expected test result of *sub* and *subu*. Again, the overflow condition cannot be tested.




Figure 19: Two values were equal, branching to a label was executed, and skipped an instruction.




Figure 20: Jumped to a label and skipped an instruction.

References

[1] J. Smith, ELEC 373 assignment 3 brief, Mar. 2023.