

**Information Technology Institute**

**(ITI)**

**Graduation project**

**Title:-**

**- An adaptable digital hearing aid.**

**Team members:-**

**1) Hanna Nabil.**

**2) Bishoy Medhat.**

**Under the supervision of:-**

**1) Eng.\ Ahmed Al-Ashmawy.**


**2) Eng.\ Yousef Nofel.**

**Description:-**

**Block diagram:-**


**Mems microphones:-**

- The digital MEMS microphone is a sensor that convert acoustic pressure waves into a digital signal. The STM32 microcontroller acquires digital data from the microphone(s) through particular peripherals to be processed and transformed into data standard for audio. The audio data is then handled by the microcontroller according to the targeted audio application.

****

**PDM digital microphone block diagram:-**

- The main parts in a digital microphone are a **MEMS transducer**, an **amplifier** and a **PDM modulator**.



**MEMS TRANSDUCER:-**

- The MEMS TRANSDUCER is a variable capacitance that converts the change into air pressure caused by sound waves to a voltage.

**AMPLIFIER:-**

- The AMPLIFIER buffers the voltage provided by the MEMS TRASDUCER, and provides a sufficiently strong signal to the PDM MODULATOR.


**PDM MODULATOR:-**

- PDM MODULATOR converts the buffered analog signal into a serial pulse density modulated signal. The clock input (CLK) is used to control the PDM modulator. The clock frequency range for ST digital microphones is from 1 MHz to 3.25 MHz. This frequency will define the sampling rate at which the amplifier’s analog output signal is sampled to produce a discrete-time representation (PDM bit stream).

**CHANNEL SELECT:-**

- The microphone’s output is driven to the proper level on a selected clock edge and then goes into a high impedance state for the other half of the clock cycle. The CHANNEL SELECT defines the clock edge on which the digital microphone outputs valid data. The LR pin must be connected to Vdd or GND.


- Table 1 shows how to select the DOUT signal pattern.



**POWER:-**

- POWER delivers Vdd and GND supplies to the different digital microphone’s components. The power supply should be properly provided to the microphone since any ripple can generate noise on the output.

**Pin description:-**




**Basic digital microphones connection:-**


**Mono mode:-**

- In this mode LR pin can be either connected to Vdd or to GND.


- LR pin is connected to Vdd.




- On the rising edge of the clock, the microphone will generate valid data for half of the clock period, then goes into a high impedance state for the other half.




- LR pin is connected to GND.




- On the falling edge of the clock, the microphone will generate valid data for half of the clock period, then goes into a high impedance state for the other half.



**Stereo configuration:-**



- Two different digital MEMS microphones are connected on the same data line, configuring the first to generate valid data on the rising edge of the clock by setting the LR pin to Vdd and the other on the falling edge by setting the LR pin to GND.




**Pulse density modulation signal (PDM):-**

- PDM is a form of modulation used to represent an analog signal in the digital domain. - It is a high frequency stream of 1-bit digital samples.

- In a PDM signal, the relative density of the pulses corresponds to the analog signal's amplitude.

- A large cluster of 1s correspond to a high (positive) amplitude value, when a large cluster of 0s would correspond to a low (negative) amplitude value, and alternating 1s and 0s would correspond to a zero amplitude value.



**Pulse code modulation signal (PCM):-**

- In the PCM signal, specific amplitude values are encoded into pulses.


- A PCM stream has two basic properties that determine the stream's fidelity to the original analog signal:

- The sampling rate.

- The bit depth.

- The sampling rate is the number of samples of a signal that are taken per second to represent it digitally.

- The bit depth determines the number of bits of information in each sample.



**PDM to PCM conversion:-**

- In order to convert the PDM stream into PCM samples, the PDM stream needs to be filtered and decimated.

- In the decimation stage, the sampling rate of the PDM signal is reduced to the targeted audio sampling rate (16 kHz for example).

- By selecting 1 of each M samples, the sample rate is reduced by a factor of M. Therefore, the PDM data frequency (which is the frequency of the microphone clock) is M times the target audio sampling frequency needed in an application, where M is the decimation factor.

**- PDM Frequency = Audio Sampling Frequency \* Decimation Factor**

- The decimation factor is generally in the range of 48 to 128.

- The decimation stage is preceded by a low-pass filter to avoid distortion from aliasing.

**Connecting PDM digital microphones to STM32 MCUs:-**

- This section describes how to connect digital MEMS microphones to the SPI/ I2S, SAI and DFSDM peripherals embedded in STM32 microcontrollers in both mono and stereo configurations.

**Serial peripheral interface/Inter-IC sound (I2S):-**

- The STM32 microcontrollers offer a Serial Peripheral Interface block named SPI. Some of these SPI blocks also offer the possibility to use the Inter-IC Sound audio protocol (I2S).

- As we will in the next section, it is possible to connect one or two digital microphones to a SPI block by either using the SPI or I2S protocol.


- The SPI protocol provides simple communication interface allowing the microcontrollers to communicate with external devices.

- The I2S protocol is widely used to transfer audio data from a microcontroller/DSP (Digital Signal Processor) to an audio codec, in order to play melodies or to capture sound from a microphone.

**Mono configuration:-**

- A single digital microphone is connected to the SPI block. The SPI block can be configured either in SPI or in I2S mode.

- In both cases, the SPI block is configured in master receiver mode. In this mode, the periph­eral provides the clock to the digital microphone. The audio samples are acquired through the serial data pin.



- If the SPI protocol is used, the L/R channel selection (LR) pin of the microphone can be con­nected either to Vdd or to GND. The SPI clock polarity shall be aligned with the configura­tion of L/R input.

- If L/R = GND, then the SPI shall sample the incoming data using the rising edge of SPIx\_SCK.


- If L/R = Vdd, then the SPI shall sample the incoming data using the falling edge of SPIx\_SCK,

- If the I2S protocol is used, it is recommended to set the L/R channel selection (LR) pin of the microphone to GND. By default the I2S protocol will sample the incoming data using the ris­ing edge of I2Sx\_CK. Note that the SPI-V2 block also offers the possibility to configure the sampling edge for the I2S protocol.

**Data format:-**

- The samples acquired by the SPI block in I2S or SPI mode can be stored into the memory using either DMA or interrupt signaling.

- The receive data register (SPIx\_DR) will provide contiguous bits from the microphone like shown in the example hereafter for a 16-bit format:



**Stereo configuration:-**

- Two digital microphones can be connected to the SPI block using a timer.

- The SPI block can be configured either in SPI or in I2S mode.


- In both cases, the SPI block is configured in master receiver mode. In this configuration, the SPI peripheral operates at twice the microphone frequency in order to read the data pro­vided by both microphones, on the falling edge of its clock.

- This allows the two microphones to share a single data line.

- The SPI block provides the clock to an embedded timer which divides the serial interface clock (SPIx\_SCK or I2Sx\_CK) by 2.

- The divided clock is delivered to the digital microphone.

- The audio samples are acquired by the I2S peripheral from the digital microphones data output pins.



**Using the timer as clock generator**

- When the timer is used to generate the clock for the digital microphones, two points have to be taken into account:

- The application must insure that the delay introduced by the clock division performed by the timer still insures a margin in the setup time (TS) of the samples provided by the microphones.

- For that purpose, the timer shall use a clock as fast as possible.


- The maximum delay (TD) introduced by the timer between the input (TIMxCHIN) and the output clock (TIMxCHOUT) will be 5 clock cycles of the timer reference clock.

- The timers generally use their APB clock or a multiple of their APB clock as reference. See Figure 13.

- The application must insure that the peripheral providing the clock to TIMxCHIN input and the timer used for the division, are working with the same reference clock.

- If this rule is not respected, then from time to time the digital microphone will receive a clock having a longer or shorter period.


- This jitter may degrade the quality of the analog to digital conversion of the microphone.



**Data format:-**

- The samples acquired by the SPI block in I2S or SPI mode can be stored into the memory using either DMA or interrupt signaling.

- In this configuration, the data read from the microphones are interleaved bit per bit. The data stored into the SPIx\_DR register will be interleaved as shown in the example hereafter for 16-bit format:



- M1\_bxx represents the data bits from the digital microphone 1, and M1\_bN is the older bit.

- M2\_bxx represents the data bits from the digital microphone 2, and M2\_bN is the older bit.

**Digital signal processing:-**

- This section presents two ways to convert PDM data into PCM data:

- The first is a software solution which is the PDM audio software decoding library and the second is hardware solution using the DFSDM peripheral filters.

**PDM audio software decoding Library:-**

**Overview:-**

- PDM audio software decoding Library is an optimized software implementation for PDM signal decoding and audio signal reconstruction when connecting digital MEMS microphones with an STM32 microcontroller.

- This library implements several filters for the 1-bit PDM high frequency signal output from a digital microphone and transforms it into a 16-bit PCM at a proper audio frequency.


**Digital data flow:-**

- The digital MEMS microphone outputs a PDM signal, which is a high frequency (1 to 3.25 MHz) stream of 1-bit digital samples.

- The PDM data is acquired by a serial interface embedded in the STM32.


- This data is transferred through DMA (thus reducing the software overhead) to a system RAM buffer to be processed.

- After the conversion, the PCM raw data can be handled depending on the application implementation (stored as wave/compressed data in a mass storage media, transferred to an external audio codec DAC...).



**Digital signal processing:-**

- The PDM audio software decoding Library offers a two steps digital signal processing: - PDM digital filtering and decimation and Digital signal conditioning.



- On the first step, the PDM signal from the microphone is filtered and decimated in order to obtain a sound signal at the required frequency and resolution.

- On the second step, the digital audio signal resulting from the previous filter pipeline is fur­ther processed for proper signal conditioning implementing a low pass filter and a high pass filter.

- Both these filters can be enabled/disabled and configured (cut-off frequencies) by using the filter initialization function.

**DFSDM filters for digital signal processing:-**

**Digital data flow: acquisition and processing:-**


- The digital MEMS microphone outputs a PDM signal, which is a high frequency (1 to 3.25 MHz) stream of 1-bit digital samples.

- The data is acquired by the DFSDM serial transceiver that provides connection to the external Sigma-Delta modulator of the digital microphone.


- The digital filters perform CPU-free filtering that averages the 1-bit input data stream from the SD modulator into a higher resolution and a lower sample rate.


- This data is transferred through DMA (thus reducing the software overhead) to a system RAM buffer to be further fil­tered.

- After that, the PCM raw data can be handled depending on the application implemen­tation (stored as wave/compressed data in a mass storage media, transferred to an external audio codec DAC...).



**Audio codec (CS43L22):-**





**Basic Architecture:-**

- The CS43L22 is a highly integrated, low power, 24-bit audio DAC comprised of a Digital Signal Processing Engine, headphone amplifiers, a digital PWM modulator and two full-bridge power back-ends.

- Other features include battery level monitoring and compensation and temperature monitoring.

- The DAC is designed using multi-bit delta-sigma techniques and operates at an oversampling ratio of 128Fs, where Fs is equal to the system sample rate.

- The PWM modulator operates at a fixed frequency of 384 kHz.

- The power MOSFETs are configured for either stereo full-bridge or mono parallel full bridge output.

- The DAC operates in one of four sample rate speed modes: Quarter, Half, Single and Double.

- It accepts and is capable of generating serial port clocks (SCLK, LRCK) derived from an input Master Clock (MCLK).

**Line Inputs:-**

- 4 pairs of stereo analog inputs are provided for applications that require analog pass-through directly to the HP/Line amplifiers.

- This analog input portion allows selection from and configuration of multiple combinations of these stereo sources.

**Line & Headphone Outputs:-**

- The analog output portion of the CS43L22 includes a headphone amplifier capable of driving headphone and line-level loads.

- An on-chip charge pump creates a negative headphone supply allowing a full-scale

output swing centered around ground.

- This eliminates the need for large DC-Blocking capacitors and allows

the amplifier to deliver more power to headphone loads at lower supply voltages.

**Speaker Driver Outputs:-**

- The Class D power amplifiers drive 8 Ω (stereo) and 4 Ω (mono) speakers directly, without the need for an external filter.

- The power MOSFETS are powered directly from a battery eliminating the efficiency loss associated with an external regulator.

- Battery level monitoring and compensation maintains a steady output as battery levels fall.

- A temperature monitor continually measures the die temperature and registers

when predefined thresholds are exceeded.


**Fixed Function DSP Engine:-**

- The fixed-function digital signal processing engine processes the PCM serial input data.

- Independent volume control, left/right channel swaps, mono mixes, tone control and limiting functions also comprise the DSP engine.

**Digital Interface Formats:-**

- The serial port operates in standard I²S or DSP Mode digital interface formats with varying bit depths from 16 to 24. Data is clocked into the DAC on the rising edge of SCLK.




**DSP Mode:-**

- In DSP Mode, the LRCK acts as a frame sync for 2 data-packed words (left and right channel) input on SDIN.

- The MSB is input on the first SCLK rising edge after the frame sync rising edge.

- The right channel immediately follows the left channel.



**Initialization:-**

- The CS43L22 enters a Power-Down state upon initial power-up. The interpolation and decimation filters, delta-sigma and PWM modulators and control port registers are reset. The internal voltage reference, and switched-capacitor low-pass filters are powered down.

- The device will remain in the Power-Down state until the RESET pin is brought high. The control port is accessible once RESET is high and the desired register settings can be loaded per the interface descriptions.

- Once MCLK is valid, the quiescent voltage, VQ, and the internal voltage reference, FILT+, will begin powering up to normal operation.

- The charge pump slowly powers up and charges the capacitors. Power is then applied to the headphone amplifiers and switched-capacitor filters, and the analog/digital outputs enter a muted state.

- Once LRCK is valid, MCLK occurrences are counted over one LRCK period to determine the MCLK/LRCK frequency ratio and normal operation begins.

**Recommended Power-Up Sequence:-**

1. Hold RESET low until the power supplies are stable.

2. Bring RESET high.

3. The default state of the “Power Ctl. 1” register (0x02) is 0x01. Load the desired register settings while keeping the “Power Ctl 1” register set to 0x01.

4. Load the required initialization settings.

5. Apply MCLK at the appropriate frequency. SCLK may be applied or set to master at any time; LRCK may only be applied or set to master while the PDN bit is set to 1.

6. Set the “Power Ctl 1” register (0x02) to 0x9E.

7. Bring RESET low if the analog or digital supplies drop below the recommended operating condition to prevent power glitch related issues.

**Recommended Power-Down Sequence:-**

To minimize audible pops when turning off or placing the DAC in standby,

1. Mute the DAC’s and PWM outputs.

2. Disable soft ramp and zero cross volume transitions.

3. Set the “Power Ctl 1” register (0x02) to 0x9F.

4. Wait at least 100 μs.

- The device will be fully powered down after this 100 μs delay.

- Prior to the removal of the master clock (MCLK), this delay of at least 100 μs must be implemented after step 3 to avoid premature disruption of the DAC’s power down sequence.

- A disruption in the device’s power down sequence (i.e. removing the MCLK signal before this 100 μs delay) has consequences on both the headphone and PWM speaker amplifiers: The charge pump may stop abruptly, causing the headphone amplifiers to drive the outputs up to the +VHP supply.

- Also, the last state of each ‘+’ and ‘-’ PWM output terminal before the premature removal of MCLK could randomly be held at either VP or AGND.

- When this event occurs, it is possible for each PWM terminal to output opposing potentials, creating a DC source into the speaker voice coil.

- The disruption of the device’s power down sequence may also cause clicks and pops on the output of the DAC’s as the modulator holds the last output level before the MCLK signal was removed.

5. MCLK may be removed at this time.

6. To achieve the lowest operating quiescent current, bring RESET low. All control port registers will be reset to their default state.

**Required Initialization Settings:-**

- Various sections in the device must be adjusted by implementing the initialization settings shown below after power-up sequence step 3. All performance and power consumption measurements were taken with the following settings:

1. Write 0x99 to register 0x00.

2. Write 0x80 to register 0x47.

3. Write ‘1’b to bit 7 in register 0x32.

4. Write ‘0’b to bit 7 in register 0x32.

5. Write 0x00 to register 0x00.

**CONTROL PORT OPERATION:-**

- The control port operates using an I²C interface with the CS43L22 acting as a slave device.

**I²C Control:-**

- SDA is a bidirectional data line. Data is clocked into and out of the device by the clock, SCL.

- The AD0 pin sets the LSB of the chip address; ‘0’ when connected to DGND, ‘1’ when connected to VL.

- This pin may be driven by a host controller or directly connected to VL or DGND.

- The AD0 pin state is sensed and the LSB of the chip address is set upon the release of the RESET signal (a low-to-high transition).

- The signal timings for a read and write cycle are shown in Figures.

- A Start condition is defined as a falling transition of SDA while the clock is high.

- A Stop condition is defined as a rising transition of SDA while the clock is high.

- All other transitions of SDA occur while the clock is low.

- The first byte sent to the CS43L22 after a Start condition consists of a 7-bit chip address field and a R/W bit (high for a read, low for a write).


- The upper 6 bits of the address field are fixed at 100101.

- To communicate with the CS43L22, the chip address field, which is the first byte sent to the CS43L22, should match 100101 followed by the setting of the AD0 pin.

- The eighth bit of the address is the R/W bit. If the operation is a write, the next byte is the Memory Address Pointer (MAP), which selects the register to be read or written. If the operation is a read, the contents of the register pointed to by the MAP will be output.

- Setting the auto-increment bit in MAP allows successive reads or writes of consecutive registers. Each byte is separated by an acknowledge bit.

- The ACK bit is output from the CS43L22 after each input byte is read and is input to the CS43L22 from the microcontroller after each transmitted byte.



- Since the read operation cannot set the MAP, an aborted write operation is used as a preamble. As shown in Figure, the write operation is aborted after the acknowledge for the MAP byte by sending a stop condition.

- The following pseudocode illustrates an aborted write operation followed by a read operation.

- Send start condition.

- Send 10010100 (chip address & write operation).

- Receive acknowledge bit.

- Send MAP byte, auto-increment off.

- Receive acknowledge bit.

- Send stop condition, aborting write.

- Send start condition.

- Send 10010101 (chip address & read operation).

- Receive acknowledge bit.

- Receive byte, contents of selected register.

- Send acknowledge bit.

- Send stop condition.

- Setting the auto-increment bit in the MAP allows successive reads or writes of consecutive registers.

- Each byte is separated by an acknowledge bit.

**Memory Address Pointer (MAP):-**

- The MAP byte comes after the address byte and selects the register to be read or written.

- Refer to the pseudo code above for implementation details.

**Map Increment (INCR):-**

- The device has MAP auto-increment capability enabled by the INCR bit (the MSB) of the MAP.

- If INCR is set to 0, MAP will stay constant for successive I²C writes or reads.

- If INCR is set to 1, MAP will auto-increment after each byte is read or written, allowing block reads or writes of successive registers.

**Audio Bluetooth module:-**

