Bài 3:

	lw	SW	add	beq	j
RegDst	0	X	1	X	X
RegWrite	1	0	1	0	0
MemRead	1	X	X	X	X
MemWrite	0	1	0	0	0
MemtoReg	1	X	0	X	X
Branch	0	0	0	1	0
Jump	0	0	0	0	1
ALUSrc	1	1	0	0	X
ALUOp	00	00	10	01	XX