



**Department of Electrical,
Computer, & Biomedical Engineering**
Faculty of Engineering
& Architectural Science

Course Title:	Electronic Circuit I
Course Number:	ELE404
Semester/Year (e.g. F2017)	W2024

Instructor	Prof. Fei Yuan
-------------------	----------------

<i>Assignment/Lab Number:</i>	Design Project
<i>Assignment/Lab Title:</i>	Amplifier Design Project

<i>Submission Date:</i>	April 7, 2024
<i>Due Date:</i>	April 7, 2024

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
Nguyen	Minh Quan	501158694	17	M.Q

Project Report (Amplifier Design)

*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <http://www.ryerson.ca/senate/current/pol60.pdf>

Table of Content

1. Introduction	3
2. Specifications	3
3. Calculation and Analysis	4
What we know:	4
Assumptions:.....	4
Manual Calculation:	5
First Stage (CC Amplifier).....	5
Second Stage (CE Amplifier)	6
Third Stage (CC Amplifier)	6
4. Simulation	7
Circuit Simulation	7
Simulation Result.....	8
5. Conclusion and Remarks	14

1. Introduction

An amplifier can be simply described as an electronic device/component which increases or decreases the amplitude of an output compared to its input. The amount of amplification of a specific amplifier is measured by its “gain”. For the output signal’s amplitude to be increased, the amplifier should have an absolute gain larger than 1, whereas a lower powered signal would be produced by an amplifier with an absolute gain between 0 and 1. Transistor amplifiers are being used commonly today, and are of two types: Bipolar Junction Transistors (BJTs) and Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs). Bipolar Junction Transistors can be set up in 3 ways, namely, Common Emitter Amplifier (CE Amp), Common Base Amplifier (CB Amp), and Common Collector Amplifier (CC Amp). Each type of configuration has its own properties. The objective of this Design Project was to design, simulate, and implement an amplifier circuit which would fulfill a set of specifications

2. Specifications

The final design of the amplifier should possess the following specifications:

1. Power supply: **+10 V** relative to ground;
2. Total quiescent current drawn from the power supply: **No larger than 10 mA**;
3. No-load voltage gain (at 1 kHz): **$|A_{vo}| = 50 (\pm 10\%)$** ;
4. Maximum no-load output voltage swing (at 1 kHz): **No smaller than 8 V peak to peak**;
5. Maximum loaded output voltage swing (at 1 kHz and $R_L = 1\text{ k}\Omega$): **No smaller than 4 V peak to peak**;
6. Loaded voltage gain (at 1 kHz, with $R_L = 1\text{ k}\Omega$): **No smaller than 90% of the no-load voltage gain**;
7. Input resistance (at 1 kHz): **No smaller than 20 k Ω** ;
8. Amplifier type: **Inverting or non-inverting**;
9. Frequency response: **20 Hz to 50 kHz (-3 dB response)**;
10. Type of transistor: **BJT**;
11. Number of stages (transistors): **No more than 3**;
12. Capacitors permitted: **0.1 μF , 1.0 μF , 2.2 μF , 4.7 μF , 10 μF , 47 μF , 100 μF , 220 μF**
13. Resistances permitted: **Values smaller than 220 k Ω from the E24 series.**
14. Other components (BJTs, diodes, Zener diodes, etc.): Only those present in the ELE404 lab kit. Additional Requirements:
 - a. The output voltage must be free from distortions (clipping, etc.) under all test conditions.
 - b. The source resistance, R_s , must be 600 Ω under all test conditions.

To meet the specifications, an amplifier circuit with 3 BJT connected as CC-CE-CC will be used.

3. Calculation and Analysis

What we know:

Firstly, what we already know from the required specifications is that V_{cc} is +10V from requirement 1 and that the frequency is 1kHz. Also, we know that the no-loaded voltage gain (A_{vo}) has to be around 50 V/V ($\pm 10\%$) and the loaded voltage gain (A_v) has to be around 90% of 50 ($\pm 10\%$) which is 40 to 60 V/V. The input resistance (R_{in}) has to be no smaller than 20 k Ω . Also, we know that R_L (load resistance) is 1 k Ω and that the maximum loaded output swing cannot be smaller than 4 V peak to peak ($V_o \text{ pk-pk} = 4 \text{ V}$). Additionally for not loaded output swing cannot be smaller than 8 V peak to peak. Rest of the specifications will be tried to be met when trialing and erroring the final design.

To start, since the voltage gains we need to have in our circuit are massive (around 40-50 V/V) and the input resistance we need is also massive (around 20 k Ω), we need to possess an amplifier or a multistage amplifier that fulfills these requirements. After careful consideration, The first stage (CC stage) of the amplifier is used to reach the input resistance design specification of 20k Ω . Then, a common emitter amplifier (CE amp) is essential as it provides the high amount of voltage gain we need, but the common collector amplifier (CC amp) stabilizes the 1k Ω load by reducing the output resistance so that the gain does not drop by a significant amount..

So overall, stage 1 will be the CC amplifier with CE amplifier followed by the CC amplifier (multistage amplifier) in order to stabilize the 1k Ω load by reducing the output resistance so that the gain does not drop by a significant amount.

Assumptions:

For our amplifier to work, we need to first establish some assumptions. Using our **2N3904 transistor** characteristics, we can assume $\beta = 100$. Also, since an amplifier has to be in active mode, we know all of this: $V_{BE,ON} = 0.3V$; $V_{CE,sat} = 0.7V$; $I_C = \beta I_B$; $I_C = (\frac{\beta}{\beta+1})I_E$; and $V_{CE} > V_{CE,sat}$. Using this information, stages 1, 2, and 3 can be analyzed.

Manual Calculation:

First Stage (CC Amplifier)

Minh Quan Nguyen
501158694

Small signal Equivalent

KCL @ 1

$$\frac{V_i}{r_e + R_E} + \frac{V_i}{R_1 \parallel R_2} = \beta I_B + I$$

$$\Rightarrow V_i \left(\frac{1}{r_e + R_E} + \frac{1}{R_1 \parallel R_2} \right) = \beta \left(\frac{V_i}{r_e + R_E} \right) + I$$

$$\Rightarrow V_i \left(\frac{1 - \frac{\beta}{\beta+1}}{r_e + R_E} + \frac{1}{R_1 \parallel R_2} \right) = I$$

$$\frac{V_i}{I} = R_{in} = \frac{1}{\frac{1 - \frac{\beta}{\beta+1}}{r_e + R_E} + \frac{1}{R_1 \parallel R_2}} \quad r_e = \frac{V_T}{I_B(\beta+1)} \Rightarrow V_{BE} = V_B - V_E = 0.7V$$

$V_{BB} = V_{CC} \left(\frac{R_2}{R_1 + R_2} \right)$

$\Rightarrow V_{BB} - I_B R_{BB} - 0.7V - I_B(\beta+1)R_E = 0$

$V_{BB} - 0.7 = I_B (R_{BB} + (\beta+1)R_E)$

$I_B = \frac{V_{BB} - 0.7V}{R_{BB} + (\beta+1)R_E}$

But $R_{BB} = R_1 \parallel R_2$

Let choose $0 < R_1, R_2 \leq 220K\Omega$ doesn't affect V_{BB} so $R_E \approx R_E \approx 50K\Omega$

$V_{BB} = V_{CC} \left(\frac{R_2}{R_1 + R_2} \right) = 5V, R_{BB} = R_1 \parallel R_2 = 25K\Omega$

Now for Base current

$I_B = \frac{V_{BB} - 0.7V}{R_{BB} + (\beta+1)R_E} = \frac{5 - 0.7}{25K + (101)50K}$

Let test $R_E = 10K\Omega$

$I_B = \frac{5 - 0.7V}{25K + (101)10K} = 4.15\mu A$

$r_e = \frac{V_T}{I_B(\beta+1)} = \frac{0.026mV}{4.15\mu A(101)} = 62.03\Omega$

To get capacitors value C_1

$Z_{C_1} = \frac{1}{j\omega C} ; \omega = 2\pi f (1KHz)$

$C_1 = \frac{1}{2\pi f (R_1 \parallel R_2)} = \frac{1}{2\pi (1K) (25K)} = 6.366 \times 10^{-6}F = 6.366\mu F = C_1$ ELE 404 lab kit $C_1 = 4.7\mu F$

Gain for CC

KCL @ V_o

$$\frac{V_o}{R_E} + \frac{V_o - V_i}{r_e} = 0$$

$V_o \left(\frac{1}{R_E} + \frac{1}{r_e} \right) = \frac{V_i}{r_e}$

$\frac{V_o}{V_i} = r_e \left(\frac{1}{R_E} + \frac{1}{r_e} \right)$

$\frac{V_o}{V_i} = \frac{r_e + R_E}{R_E}$

$\frac{V_o}{V_i} = A_v = \frac{R_E}{r_e + R_E} = 0.997$

$A_v \approx 1$ for CC stage

$R_{in} = \frac{1}{\frac{1 - \frac{\beta}{\beta+1}}{r_e + R_E} + \frac{1}{R_{BB}}} = \frac{1}{\frac{1 - \frac{100}{101}}{62.03\Omega + 10K} + \frac{1}{25K}} = 24.399K\Omega = R_{in}$

Satisfied

or $R_{in} = R_1 \parallel R_2 \parallel \beta(r_e + R_E) = 24.393K\Omega$

Second Stage (CE Amplifier)

Choose $I_C = 0.5 \text{ mA}$ ($< 10 \text{ mA}$ total)

$I_C \approx I_E$

Choose $V_E = 1 \text{ V}$ as for DC stability

$I_E R_{E1} = V_E = 1 \text{ V}$

$R_{E1} = \frac{V_E}{I_E} = \frac{1}{0.5 \text{ mA}} = 2 \text{ k}\Omega$

$V_C = \frac{1}{2} V_{CC} = 5 \text{ V}$ (middle of operating point)

$I_C R_C = V_C = 5 \text{ V}$

$R_C = \frac{V_C}{I_C} = \frac{5}{0.5 \text{ mA}} = 10 \text{ k}\Omega$

Voltage divider for R_3, R_4

$V_B - V_E = 0.7 \text{ V}$

$V_{B2} = 0.7 + V_E = 0.7 + 1 = 1.7 \text{ V}$

$\frac{V_{R3}}{V_{R4}} = \frac{V_{B2}}{V_{B1}} = \frac{V_{CC} - V_{B2}}{V_{B2}} = 4.88$

$r_e = \frac{V_T}{I_C} = \frac{26 \text{ mV}}{0.5 \text{ mA}} = 50 \Omega$

For stable $V_B \Rightarrow R_4 \leq \beta \frac{R_E}{10}$

$R_4 \leq 100 \frac{2 \text{ k}}{10}$

$R_4 \leq 20 \text{ k}\Omega$

$\frac{V_{R3}}{V_{R4}} = \frac{R_3}{R_4} = 4.88 \Rightarrow R_3 \leq 4.88 R_4$

$R_3 \leq 97.6 \text{ k}\Omega$

Linear amplification: $A_v = \frac{R_C}{R_E} = \frac{10 \text{ k}}{2 \text{ k}} = 5$

But we want amplification ≈ 50

$A_v = \frac{R_C}{r_e + R_{E2}} = 50$

$r_e + R_{E2} = \frac{R_C}{A_v} = \frac{10 \text{ k}}{50} = 200 \Omega$

$r_e = 50 \Omega \Rightarrow R_{E2} = 150 \Omega$

$R_{E1} + R_{E2} = 2 \text{ k}\Omega \Rightarrow R_{E2} = 1850 \Omega$ or $1.8 \text{ k}\Omega$

$C_3 = \frac{1}{2\pi f(R_{E1} + R_{E2})} = 1.15 \mu\text{F}$ or $C_3 = 1 \mu\text{F}$ in the lab kit (ELE404)

$C_2 = \frac{1}{2\pi f(R_3 + R_4)} = 0.01 \mu\text{F}$ or $C_2 = 0.1 \mu\text{F}$

Third Stage (CC Amplifier)

Naturally A_v for CC ≈ 1

Choose $I_C = 0.5 \text{ mA}$

Choose R_{E4} to anti at $\frac{V_{CC}}{2}$

$I_E R_{E4} = V_E = \frac{V_{CC}}{2}$

$R_{E4} = \frac{V_{CC}}{2 I_E} = 10 \text{ k}\Omega$

But V_{CE} max voltage swing should be at least $5 \text{ V} \Rightarrow V_E \leq 4.3 \text{ V}$ for $V_{BE} \geq 0.7 \text{ V}$

$\Rightarrow R_{E4} \leq 10 \text{ k}\Omega$

I can choose R_E small to avoid distortion

$R_{E4} = 1 \text{ k}\Omega$

Find C_4 : $2 = \frac{1}{j\omega C} \Rightarrow C_4 = \frac{1}{2\pi f(R_{E4} + R_L)} = 0.318 \mu\text{F}$ or ELE404 lab kit, $C_4 = 0.1 \mu\text{F}$

$A_v = A_{v1,cc} \times A_{v2,cc} \times A_{v3,cc}$

$\approx 1 \times 50 \times 1$

$A_v \approx 50$

Simulation Result




Figure 2. Graph of input voltage and output voltage with load




Figure 2.a Graph of input voltage and output voltage with load




Figure 2.b Graph of maximum input voltage and output voltage with load




Figure 2.c Graph of maximum input voltage and output voltage with load




Figure 3. Graph of input voltage and output voltage without load




Figure 3.a Graph of input voltage and output voltage without load




Figure 3.b Graph of maximum input voltage and output voltage without load




Figure 3.c Graph of maximum input voltage and output voltage without load




Figure 4. Graph of circuit's frequency response with load




Figure 4.a Graph of circuit's frequency response without load

When testing the circuit without any load, I applied a 80mV input signal and observed a voltage gain of approximately 50. However, when a load was introduced, the voltage gain dropped to around 40 under the same conditions. The calculated Capacitor values gave me the clearest waveform with minimal distortion, therefore I chose them for this final design after the calculation.

Considering the operational limits of amplifier clipping, the circuit has a maximum swing of 8.555 volts peak-to-peak (Vpp) without load, restricting it to a range between +4.275V and -4.275V with clipping. With a load, the maximum swing reduces to 5.388 volts peak-to-peak, limiting it between +2.69V and -2.69V.

Examining its frequency response, the circuit achieves its maximum gain starting from 1kHz onwards up to more than 50kHz. Additionally, the lower cutoff frequency is approximately 100Hz, indicating its operational range in terms of frequency.

The quintessential current drawn from the power supply is the sum of all the current drawn from each stage of the amplifier. For this amplifier configuration of Figure 1.a, the quintessential **current draw is 5.583mA** ($PR1 + PR2 + PR3 + PR4 + PR5 = 102\mu A + 424\mu A + 106\mu A + 481\mu A + 4.51mA = 5.623mA$). This lies within the design specification of below 10mA. Frequency response: satisfied **20 Hz to 50 kHz (-3 dB response)**;

5. Conclusion and Remarks

This design project was very useful in helping me understand how a single-supply multistage amplifier works and functions. The analysis in the project was long and tedious (with many different tests and trial and error) but it gave me an idea and helped me solidify my BJT transistor knowledge. With this project, I have revised and solidified my knowledge of the DC analysis and the AC analysis of amplifiers like the CE amps and CC amps and I also discovered many new things. Firstly, I learned how to find the voltage gain of a multistage amplifier by multiplying the gains of each section separately. I also discovered how to calculate the input resistance with AC analysis and how to approximate the capacitor values with the impedance formula.

Following the testing of the circuit, it is confirmed that the circuit fulfills the design specifications noted at the top of the report. However, differences in the output waveform were found when testing for the maximum voltage swing. When testing for an input voltage of 0.08V, there is a minor distortion of the bottom half of the wave seen as negative cycle clipping. This distortion can be mitigated by adjusting the DC operating point. This issue and any others may be caused by the use of estimation throughout the manual calculation segment where the components are chosen.

Other than the distortion the circuit performs as expected with all of the specifications being met. The circuit can provide the necessary voltage gain of 50 both with and without load, its quiescent current draw is below 10mA (5.583mA), and the maximum output voltage swing for both with and without load is within specification (approximately 8 Vpp without Load and 4 Vpp with Load), the input resistance is larger than 20k Ω (24.399k Ω), the frequency response covers the range specifies and all components are within specification.

In conclusion, other than the slight distortion and not being able to meet 8Vpp in the output caused by estimations in the calculation segment. My final circuit design on Multisim followed most of the specifications but it was not perfect due to some assumptions that were made which did not work.