Final Project

Requirement

The timer has following features:

- 64-bit count-up.
- Address space: 4KB (0x4000_1000 0x4000_1FFF)
- Register set is configured via APB bus (IP is APB slave).
- o Only support APB 32-bit transfer with no wait states and no error handling
- o Support wait state (1 cycle is enough) and error handling
- o Support byte access
- o Support halt (stop) in debug mode
- System clock frequency is 200 MHz. Timer uses active low async reset.
- Counter can be counted based on system clock or divided up to 256.
- Support timer interrupt (can be enabled or disabled).

FEATURE LIST

Counter

- Performs counting 64bit based on the system clock frequency by default, with an option to adjust the counting speed using the division factor (div val).
- Supports enabling/disabling speed control through div en.
- Can clear the count value to its initial state or resume counting based on control signals.
- Provides a halting feature, allowing the counter to stop temporarily while retaining the current count and division settings, and resumes counting when instructed.

Interrupt

- Triggers an interrupt when the counter reaches a specified comparison value.
- Allows clearing the interrupt by writing to a specific interrupt status register (TISR).
- The interrupt enable (int_en) must be set for the interrupt to be active.

APB bus & APB slave

- Facilitates 32-bit read/write transfers between the counter module and the APB bus.
- Monitors for errors during transfer operations, such as when invalid values are written to configuration registers or when changes are made to critical parameters (div_en, div_val) while counting is active.
- Provides error signaling to the APB master when invalid operations occur, ensuring proper error handling.

Register


- Handles the read/write access to the counter's internal registers, including control, status, and configuration registers.
- Uses system clock (PCLK) to synchronize all operations and resets registers to default values using the reset signal.
- Provides control signals (Write_en, Read_en) to determine whether the operation is a read or write and selects the target register via an address bus.
- Manages data flow for both reading from and writing to the registers, ensuring proper data transfer during operations.

IO PORT LIST

Signal Name	Width	Direction	Description				
sys_clk	1	Input	System clock signal for the timer. The clock frequency is 200 MHz, and it's used to drive all internal logic in the timer module.				
sys_rst_n	1	Input	Active-low asynchronous reset signal. When asserted (0) it resets the entire timer module to its initial state, including the counter.				
tim_psel	1	Input	APB peripheral select signal. It indicates whether the timer module is selected for an APB transaction. This signal must be high for any read or write operation.				
tim_pwrite	1	Input	APB write enable signal. When high (1), it indicates a write transaction, and when low (0), it indicates a read transaction.				
tim_penable	1	Input	APB enable signal. It indicates the second phase of an APB transfer, allowing the timer to respond to the APB transaction. This signal is asserted after the tim_psel and remains high for one clock cycle.				
tim_paddr	31	Input	APB address bus. The width 31-bit is determined by the address space required to access all registers in the timer. This address is used to select the specific register being accessed.				
tim_pwdata	32	Input	APB write data bus. It carries the 32-bit data that will be written to the addressed register in the timer when tim_pwrite is asserted.				
tim_prdata	32	Output	APB read data bus. It provides the 32-bit data from the addressed register in the timer when a read operation is performed (tim_pwrite is low).				
tim_pstrb	4	Input	APB write strobe signal. It specifies which byte lanes are valid for the write operation. Each bit corresponds to one byte .				
tim_pready	1	Output	APB ready signal. It indicates the timer is ready to complete the current transaction. This signal can introduce wait states if the timer is not ready to respond.				
tim_pslverr	1	Output	APB slave error signal. It indicates if there is an error during the transaction. It can be asserted if the transaction is invalid.				

tim_int	1	Output	Timer interrupt signal. It is asserted when a timer interrupt occurs, such as when the counter reaches a certain value or a compare register matches the counter value.
dbg_mode	1	Input	Debug mode signal. When asserted, the timer will halt in debug mode.

BLOCK DIAGRAM



DESCRIPTION


Module Counter Control & Counter							
Input	Output	Mode	Condition	Description	Note		
Wdata [31:0]	cnt[63:0]		System clock	Counter uses system clock frequency (default), controlled with div_val.			
TDR0/1_wr		Default		Counter uses system clock frequency (default), controlled with div_val.	div_en and div_val affect counter behavior.		
TCR.div_en			TCR.div_en = 1	Counter speed control is enabled using div_val.	div_en and div_val must not change when timer_en = 1.		
		Control			Error response when changing div_en or		
TCR.div_val [3:0]			TCR.div_val	Sets the division factor for counting speed.	div_val when timer_en = 1.		

			Class savet value to heldel			
		H->L	Clear count value to initial value.			
		L->H	Continue normal counting.			
			Stop counting but maintains			
			previous div_val settings until			
	Halted		halt_reg = 0.			
	Halted	debug_mo de = 1 && THCSR.halt _reg = 1	Stop counting but remember the current count value, resumes on halt_reg = 0.			
		THCSR.halt _ack = 1	Indicates that the timer is halted.			
	MC	DULE II	NTERRUPT			
Output	Mode	Condition	Discription	Note		
			Interrupt asserted when			
tim_int		tim_int = 1	counter equals compare value.			
		tim_int = 1 (clear	Write 1 to TISR.int_st to clear			
		interrupt)	the interrupt.			
Module APB SLAVE						
Outut	Mode	Transfers	Discription	Note		
		32-bit				
PRDATA[3		transfer read/write				
PRDATA[3 1:0]		transfer read/write		READ/WRITE RESERVED		
_		read/write		-		
1:0]		read/write Write transfers		RESERVED		
1:0] PREADY wr_en		write transfers	Road transfers	RESERVED		
1:0] PREADY		read/write Write transfers	Read transfers	RESERVED		
1:0] PREADY wr_en		write transfers Read transfers	Read transfers Invalid values written into	RESERVED		
1:0] PREADY wr_en	Error	write transfers Read transfers Error		RESERVED		
1:0] PREADY wr_en	Error	write transfers Read transfers	Invalid values written into	RESERVED		
1:0] PREADY wr_en	Error	write transfers Read transfers Error	Invalid values written into TCR.div_val triggers an error.	RESERVED		
1:0] PREADY wr_en	Error	write transfers Read transfers Error	Invalid values written into TCR.div_val triggers an error. Change in div_en, div_val	RESERVED		
1:0] PREADY wr_en	Error	write transfers Read transfers Error handling	Invalid values written into TCR.div_val triggers an error. Change in div_en, div_val when timer_en = 1 causes	RESERVED		
	tim_int	Halted Output Mode tim_int	Halted	H->L value. Continue normal counting. Stop counting but maintains previous div_val settings until halt_reg = 0. debug_mo de = 1 && THCSR.halt reg = 1 THCSR.halt ack = 1 THCSR.halt halted. MODULE INTERRUPT Output Mode Condition Discription tim_int = 1 (clear interrupt) Write 1 to TISR.int_st to clear the interrupt. MODULE APB SLAVE Outut Mode Transfers Discription		

		APB write strobe signal. It	
		specifies which byte lanes are	
PSTRB[3:0]		valid for the write operation.	

WAVEFORM APB

With wait states:



Write transfer:

- **pwrite** -> 1, indicating a write operation.
- **psel** & **penable** are asserted sequentially, signaling the start of a transaction.
- paddr holds the address A0 and pwdata holds the data FF to be written.
- **pready** -> 1 after one cycle, acknowledging the write. The write enable signal (wr_en) is also asserted.
- The value FF is written to **Reg0**.


Read transfer:

• **pwrite** is low (0), indicating a read operation.

- psel and penable are asserted again.
- pready -> 1 after one cycle, acknowledging the read.
- rd_en is asserted, and prdata outputs FF as the read data.

WAVEFORM COUNTER

Control mode:




int_cnt[7:0]: alternates between values, synchronized with the counter's progress.

cnt_en: toggles on and off, controlling when the counter increments.

The counter (cnt[63:0]) behavior:

- For div_val=1, the counter increments every 2 clock cycles (int_cnt[7:0] values 0, 1).
- For div_val=2, the counter increments every 4 clock cycles (int_cnt[7:0] values 0, 1, 2, 3), showing slower counting due to the increased division factor.

Halted mode:



Counter can be halted (stopped) in debug mode when both below conditions occur:


- Input debug_mode signal is High,
- halt_req is 1.

halt_ack is 1 after a halt request indicates that the request is accepted.


After halted, counter can be resumed to count normally when clearing the halt request to 0.

LOGIC DIAGRAM

ABP SLAVE




SLAVE ERROR:




REGISTER FILE

TCR (R/W access):




TCR, TDR0/1 Byte access:




COUNTER & CONTROL COUNTER

Control & halted mode:



Counter & TDR0/1:



INTERRUPT

INTERRUPT (TIER – TISR):

