GUIDE SOPC CUSTOM MM COMPONENT

Goal

Create a custom component in Qsys with an MM Interface.

Prerequisites


- Quartus
- You must be familiar with Qsys
- Use the FIR Compiler II MegaCore Function User Guide as reference for this guide

How To Do It


A) With Qsys open, press "new" in the "Component Library" panel to the left. This opens the following dialog:

Add your hdl files and let it analysed. If analysis fails, you should go back to ModelSim and debug your code. Ensure that your interfaces are correct, that you have no unresolved generics and that the code can be syntehsized (no test bench constructions).

B) Identify the interfaces. The next page lets you assign the design entity ports to well-known interfaces (Avalon-MM / Avalon-ST / clock / conduit) See mnl_avalon_spec.pdf Right-click on the interface and select ex "new Avalon Memory Mapped Interface" if needed. Using the avs_s1... names should let the builder map the signals automatically. Re-use this interface for the remaining MM signals. Create a new "Conduit interface" for the hex outputs and set the for "export". Note that the "clk" and "reset_n" both must use the same clock interface. This way we indicate that they are related.




C) Going to the "Interfaces" page, you should start out by pressing "Remove Interfaces with no Signals" if it is not faded out. Select the clock signal. A reset signal may not be required. Note the waveform at the bottom, this should reflect what you want.



D) In the next page you may specify author, group and a lot more. Adding a group, say "ASE" will put your custom component in an ASE folder in the SOPC component library. Press Finish

E) You are now able to add your custom component to your project. You can right-click and filter the interfaces shown in the overview.



Finally, your Qsys component should now contain the hex interfaces for the seven-segment displays, you will have to pin-map these like the remaining signals. In Qsys see tools->show instantiation, to see how the new interfaces are named, copy these and insert them into the top-level .vhd file in Quartus:

```
component soc_system is
        port (
            clk_clk
                                                     : in
                                                              std_logic
            hex id1
                                                              std_logic_vector(6 downto
                                                     : out
            hex id2
                                                       out
                                                              std_logic_vector(6 downto
            hex id3
                                                              std_logic_vector(6 downto
                                                     : out
            hex id4
                                                              std logic vector(6 downto
                                                      : out
                 );
    end component soc_system;
begin
    u0 : component soc system
        port map (
            clk_clk
                                                     => CLOCK_50,
             . . . . .
            hex id1
                                                     => HEX0,
            hex id2
                                                     => HEX1,
            hex_id3
                                                     => HEX2,
            hex id4
                                                     => HEX3
        );
```