Wiki »

# EXERCISE: MM-BUS FUNCTIONAL TEST BENCH

## **Exercise Goals**

This exercise will through simulation of realistic interfaces introduce you to:


- · Creation of sequential test benches in the ModelSim IDE
- · Creation of stimuli procedures and response monitors
- Create of non-syntheziable VHDL code
- MM-Bus Interface Simulation

## **Prerequisites**

- Quartus and ModelSim IntelFPGA software must be installed and working.
- Knowledge about response monitors, stimuli procedures and configurations
- Template code from the repository (exercise seq tb register, see repository tab)

#### Introduction


The ARM- and Nios processors have a memory mapped bus interface, that we can connect devices to. In this exercise, a register bank with this interface is given, and it will be your job to create a test bench that can provide the correct signalling to write- and read from it. The signalling is described in the Avalon Interface Specification (Memory Mapped Interface).



(write wait time: 2, read wait time: 1)

## **Exercise Steps**

As mentioned, a fake\_register.vhd is delivered and you must emulate the memory mapped bus interface to access it:




## 1 Inspect the existing code

- A) Create a project in ModelSim and include the file supplied.
- B) Inspect the fake\_register.vhd file. Its code cannot be compiled to actual gates in the FPGA, as it uses ex. wait for xx ns (how would you want the compiler to implement that?)

#### 2 Create a Test Bench

- A) Create a test bench for the fake\_register.vhd.
- B) Create stimuli signals to write to the fake\_register. See the Avalon Interface Specification around figure 3-4 for more details, especially how read wait time and write wait time works.
- C) Create signals for reading back the value and verify that you can read the value back.

Your simulation should look something like:



## 3 Create a Stimuli Package

- A) Create a new vhd file, mm bus sim.vhd
- B) Create a package header with the following interface (for write):

```
package mm bus sim is
 procedure mm write (
    constant write wait time : in integer;
    constant wr addr
                            : in std logic vector(7 downto 0);
                                  std logic vector(15 downto 0);
   constant wr data
                            : in
   signal avs s1 clk
                            : in
                                  std logic;
                            : out std_logic;
    signal avs s1 cs
    signal avs s1 write
                            : out std logic;
    signal avs s1 byteenable : out std logic vector(1 downto 0); -- 16-bit
                            : out std logic vector(7 downto 0);
    signal avs s1 address
    signal avs s1 writedata : out std logic vector(15 downto 0));
end mm bus sim;
```

- C) Copy your (write) code from 2 into the body section. You may have to adapt it a bit.
- D) Replace your (write) code in the stiuli process with a call to your new procedure and test...
- E) Do B-D for read ;-)
- D) (Optional) Create a response monitor that writes mm-bus transactions to a log file. (Ex. time:13123; wr; addr:32432; data: 232432)

```
fake_register_block.png (4,46 KB) Peter Høgh Mikkelsen, 2017-02-07 20:50 fake_register_sim.png (107 KB) Peter Høgh Mikkelsen, 2017-02-07 20:50 mm-bus spec.png (18,3 KB) Peter Høgh Mikkelsen, 2017-02-07 20:50
```