# Appendix I
# Synthesizable and Non-Synthesizable Verilog Constructs

The list of synthesizable and non-synthesizable Verilog constructs is tabu-lated in the following Table

| Verilog Constructs | Used for | Synthesizable construct | Non-Synthesizable Construct |
|---|---|---|---|
| module | The code inside the module and the endmodule consists of the declarations and functionality of the design | Yes | No |
| Instantiation | If the module is synthesizable then the instantiation is also synthesizable | Yes | No |
| initial | Used in the test benches | No | Yes |
| always | Procedural block with the reg type assignment on LHS side. The block is sensitive to the events | Yes | No |
| assign | Continuous assignment with wire data type for modeling the combinational logic | Yes | No |
| primitives | UDP's are non-synthesizable whereas other Verilog primitives are synthesizable | Yes | No |
| force and release | These are used in test benches and non-synthesizable | No | Yes |
| delays | Used in the test benches and synthesis tool ignores the delays | No | Yes |
| fork and join | Used during simulation | No | Yes |
| ports | Used to indicate the direction, input, output and inout. The input is used at the top module | Yes | No |
| parameter | Used to make the design more generic | Yes | No |
| time | Not supported for the synthesis | No | Yes |

(continued)



V. Taraate, *Digital Logic Design Using Verilog*,
DOI 10.1007/978-81-322-2791-5

(continued)

| | | | |
|---|---|---|---|
| real | Not supported for synthesis | No | Yes |
| functions and task | Both are synthesizable. Provided that the task does not have the timing constructs | Yes | No |
| loop | The for loop is synthesizable and used for the multiple iterations. | Yes | No |
| Verilog Operators | Used for arithmetic, bitwise, unary, logical, relational etc are synthesizable | Yes | No |
| Blocking and non-blocking assignments | Used to describe the combinational and sequential design functionality respectively | Yes | No |
| if-else, case, casex, casez | These are used to describe the design functionality depending on the priority and parallel hardware requirements | Yes | No |
| Compiler directives (‘ifdef,‘undef, ‘define) | Used during synthesis | Yes | No |
| Bits and part select | It is synthesizable and used for the bit or part select | Yes | No |

# Appendix II
# Xilinx Spartan Devices

- Xilinx Spartan 3 Devices

| Device | System Gates | Equivalent Logic Cells[1] | CLB Array (One CLB = Four Slices) | | | Distributed RAM Bits (K=1024) | Block RAM Bits (K=1024) | Dedicated Multipliers | DCMs | Max. User I/O | Maximum Differential I/O Pairs |
|---|---|---|---|---|---|---|---|---|---|---|---|
| | | | Rows | Columns | Total CLBs | | | | | | |
| XC3S50[2] | 50K | 1,728 | 16 | 12 | 192 | 12K | 72K | 4 | 2 | 124 | 56 |
| XC3S200[2] | 200K | 4,320 | 24 | 20 | 480 | 30K | 216K | 12 | 4 | 173 | 76 |
| XC3S400[2] | 400K | 8,064 | 32 | 28 | 896 | 56K | 288K | 16 | 4 | 264 | 116 |
| XC3S1000[2] | 1M | 17,280 | 48 | 40 | 1,920 | 120K | 432K | 24 | 4 | 391 | 175 |
| XC3S1500 | 1.5M | 29,952 | 64 | 52 | 3,328 | 208K | 576K | 32 | 4 | 487 | 221 |
| XC3S2000 | 2M | 46,080 | 80 | 64 | 5,120 | 320K | 720K | 40 | 4 | 565 | 270 |
| XC3S4000 | 4M | 62,208 | 96 | 72 | 6,912 | 432K | 1,728K | 96 | 4 | 633 | 300 |
| XC3S5000 | 5M | 74,880 | 104 | 80 | 8,320 | 520K | 1,872K | 104 | 4 | 633 | 300 |

**Notes:**
1. Logic Cell = 4-input Look-Up Table (LUT) plus a 'D' flip-flop. "Equivalent Logic Cells" equals "Total CLBs" x 8 Logic Cells/CLB x 1.125 effectiveness.
2. These devices are available in Xilinx Automotive versions as described in DS314: *Spartan-3 Automotive XA FPGA Family.*



V. Taraate, *Digital Logic Design Using Verilog*,
DOI 10.1007/978-81-322-2791-5

- Spartan 3 Family Architecture




**Notes:**

1. The two additional block RAM columns of the XC3S4000 and XC3S5000 devices are shown with dashed lines. The XC3S50 has only the block RAM column on the far left.

- Xilinx Spartan 3 Package information for Part no XC3S400-4PQ208C






For more information please use the following link http://www.xilinx.com/support/documentation/data_sheets/ds099.pdf.

- Xilinx FPGA Spartan 3E Devices

| Device | System Gates | Equivalent Logic Cells | CLB Array (One CLB = Four Slices) | | | | Distributed RAM bits[1] | Block RAM bits[1] | Dedicated Multipliers | DCMs | Maximum User I/O | Maximum Differential I/O Pairs |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | | Rows | Columns | Total CLBs | Total Slices | | | | | | |
| XC3S100E | 100K | 2,160 | 22 | 16 | 240 | 960 | 15K | 72K | 4 | 2 | 108 | 40 |
| XC3S250E | 250K | 5,508 | 34 | 26 | 612 | 2,448 | 38K | 216K | 12 | 4 | 172 | 68 |
| XC3S500E | 500K | 10,476 | 46 | 34 | 1,164 | 4,656 | 73K | 360K | 20 | 4 | 232 | 92 |
| XC3S1200E | 1200K | 19,512 | 60 | 46 | 2,168 | 8,672 | 136K | 504K | 28 | 8 | 304 | 124 |
| XC3S1600E | 1600K | 33,192 | 76 | 58 | 3,688 | 14,752 | 231K | 648K | 36 | 8 | 376 | 156 |

Notes:
1. By convention, one Kb is equivalent to 1,024 bits.

- Xilinx Spartan 3E Architecture



- Xilinx Spartan 3E package information





For more information please use the following link http://www.xilinx.com/support/documentation/data_sheets/ds312.pdf.

# Appendix III
# Design For Testability

**The Design For Testability (DFT) and its necessity is discussed in summarized**

In the practical ASIC design, the DFT is used to find out various kinds of faults in the design. For FPGA designs this step is excluded. The necessity of DFT is for early detection of the faults in the design using scan chain insertions. The functional abstraction of defects is called as fault and the abstraction of the fault is the system level error. Physical testing is carried out after manufacturing of chip to understand the fabrication-related issues or faults.

The defects in the design can be physical or electrical. Physical defects are due to silicon or defective oxide. Electrical defects are short, open, transistor defects and changes in the threshold voltage.

Few of the faults in the design are following

1. Stuck at faults: Stuck at one or Stuck at zero
2. Memory faults or pattern-sensitive faults
3. Bridging faults
4. Cross point faults
5. Delay faults

Testing process is the process of test pattern generation, test pattern application and output evaluation.

Generally, the test flow includes the following:

1. Identify the target faults
2. Test generation
3. Fault Simulation
4. Testability
5. DFT

- Design For Testability (DFT)
  The DFT is required to reduce the defect level in the design. Consider the following design; in this design it is not possible to give the test input so design is not testable. The DFT uses the concept of controllability and observabilty. The key steps are



V. Taraate, *Digital Logic Design Using Verilog*,
DOI 10.1007/978-81-322-2791-5

1. RTL design
2. Simulation
3. Synthesis
4. Insert scan chain
5. Layout

If every data input of the register need to be forced to the known value during the test, then the design is controllable.

Observability indicates the ability to observe the node at primary output. The de-sign needs to be controllable and observable.

As shown in the following design, the design input of comb_logic1 is control-lable and the output from comb_logic3 is observable. But comb_logic1 and comb_logic2 are not observable. So for detection of faults, it is essential to make comb_logic1, comb_logic2, and comb_logic3 controllable as well as observable.




- The basic DFT techniques are: Ad-HOC DFT and Structured DFT. The struc-tured DFT includes the scan-based DFT which is again classified as MUX - based DFT and level–sensitive, element-based DFT. An-other structured DFT technique is MBIST and LBIST. JTAG is used for boundary scan.

  Basic MUX-based technique is described below.

- MUX-based scan cell
  The MUX-based scan cell is shown below and it has additional inputs as Test_data, Scan_en. The MUX is inserted at the input of the D flip-flop and during testing Scan_en=1 the D input is Test_data. During normal operation, the Scan_en=0 and Data_in can pass through the combinational logic to the D input. Thus, the following cell works both in the test and normal modes. The clk can be scan_clk during the test mode.




- MUX-based scan chain:
  Normally used method is insertion of scan by using MUX logic. MUX-based scan cell shown in the above figure is used to replace the sequential elements from the design. Depending on the requirements the design team decides whether to use partial scan method or full scan method.
  In the partial scan method few of the sequential elements are replaced by the MUX based scan cell. In the full scan method, all the sequential elements are re-placed by the MUX-based scan cell.
  Due to scan insertion, the area and timing of the design has significant impact. Scan insertion increases the area of the design and due to added MUX-based logic even it affects on the timing of the design. The following example shows the scan chain using MUX-based scan cells.
  Most of the time, the partial scan is recommended if area and timing is the constraint but this reduces overall fault coverage. If full scan is used then it increases area and has significant impact on timing but this improves overall fault coverage.



- Scan Design rules
  Following are few of the scan design rules need to be considered:

1. Generated clocks in the design: There should not be generated clocks in the design as they are not controllable
2. Combinational feedback loop: There should not be any combinational loop in the design as it creates issues in the timing analysis and hence it is essential to break the combinational loop
3. Gated clocks: Gated clocks need to be avoided as they are not controllable
4. Asynchronous Control signals: There should not be any internally generated asynchronous control signals
5. Do not mix the positive and negative edge triggered flip-flops
6. Avoid use of latches in the design
7. If shift registers are used then do not replace them by using scan enabled flip-flops but only ensure the enable control
8. Do not use the clock input as data
9. Bypass the memories during DFT

# Index




V. Taraate, *Digital Logic Design Using Verilog*,
DOI 10.1007/978-81-322-2791-5