10/26/22, 5:14 PM Submission # 2

Submission #2

2.2


2.2.1

A	В	С	D	Е	F
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	0	1	1
1	0	0	0	1	0
1	0	1	0	1	1
1	1	0	0	1	1
1	1	1	1	1	0

2.2.2

$$\begin{split} D(A,B,C) &= A \cdot B \cdot C \\ F(A,B,C) &= A + B + C \\ F(A,B,C) &= A \cdot B \cdot \overline{C} + A \cdot \overline{B} \cdot C + \overline{A} \cdot B \cdot C \end{split}$$

2.2.3




2.2.4

siehe 2.2.3


2.3

2.3.1

2.3.2




2.4



2.5

10/26/22, 5:14 PM Submission # 2



 Gate
 t_{cd}
 t_{pd}


 NOT
 10 ps
 15 ps

 AND
 25 ps
 30 ps


 OR
 30 ps
 40 ps

 NOR
 25 ps
 30 ps

2.5.1



10/26/22, 5:14 PM Submission # 2



The First Circuit has the shortest propagation delay and therefore the best suited.

Last updated 2022-10-26 16:51:44 +0200