

5 Register Mapping

This chapter gives an overview of the complete register set. Some of the registers bundling a number of single bits are detailed in extra tables. The functional practical application of the settings is detailed in dedicated chapters.

Note

- All registers become reset to 0 upon power up, unless otherwise noted.
- Add 0x80 to the address **Addr** for write accesses!

NOTATION OF HEXADECIMAL AND BINARY NUMBERS

0x	precedes a hexadecimal number, e.g. 0x04
%	precedes a multi-bit binary number, e.g. %100

NOTATION OF R/W FIELD

R	Read only
W	Write only
R/W	Read- and writable register
R+C	Clear upon read

OVERVIEW REGISTER MAPPING

REGISTER	DESCRIPTION
General Configuration Registers	These registers contain <ul style="list-style-type: none"> - global configuration - global status flags - interface configuration - and I/O signal configuration
Velocity Dependent Driver Feature Control Register Set	This register set offers registers for <ul style="list-style-type: none"> - driver current control - setting thresholds for coolStep operation - setting thresholds for different chopper modes - setting thresholds for dcStep operation
Motor Driver Register Set	This register set offers registers for <ul style="list-style-type: none"> - setting / reading out microstep table and counter - chopper and driver configuration - coolStep and stallGuard2 configuration - dcStep configuration - reading out stallGuard2 values and driver error flags

5.1 General Configuration Registers

GENERAL CONFIGURATION REGISTERS (0x00...0x0F)				
R/W	Addr	n	Register	Description / bit names
RW	0x00	17	GCONF	Bit GCONF – Global configuration flags
				0 <i>recalibrate</i> 1: Zero crossing recalibration during driver disable (via ENN or via TOFF setting)
				1 <i>faststandstill</i> Timeout for step execution until standstill detection: 1: Short time: 2 ¹⁸ clocks 0: Normal time: 2 ²⁰ clocks
				2 <i>en_pwm_mode</i> 1: stealthChop voltage PWM mode enabled (depending on velocity thresholds). Switch from off to on state while in stand-still and at IHOLD=nominal IRUN current, only.
				3 <i>multistep_filt</i> 1: Enable step input filtering for stealthChop optimization with external step source (default=1)
				4 <i>shaft</i> 1: Inverse motor direction
				5 <i>diag0_error</i> 1: Enable DIAG0 active on driver errors: Over temperature (<i>ot</i>), short to GND (<i>s2g</i>), undervoltage chargepump (<i>uv_cp</i>) DIAG0 always shows the reset-status, i.e. is active low during reset condition.
				6 <i>diag0_otpw</i> 1: Enable DIAG0 active on driver over temperature prewarning (<i>otpw</i>)
				7 <i>diag0_stall</i> 1: Enable DIAG0 active on motor stall (set <i>TCOOLTHRS</i> before using this feature)
				8 <i>diag1_stall</i> 1: Enable DIAG1 active on motor stall (set <i>TCOOLTHRS</i> before using this feature)
				9 <i>diag1_index</i> 1: Enable DIAG1 active on index position (microstep look up table position 0)
				10 <i>diag1_onstate</i> 1: Enable DIAG1 active when chopper is on (for the coil which is in the second half of the fullstep)
				11 <i>diag1_steps_skipped</i> 1: Enable output toggle when steps are skipped in dcStep mode (increment of <i>LOST_STEPS</i>). Do not enable in conjunction with other DIAG1 options.
				12 <i>diag0_int_pushpull</i> 0: DIAG0 is open collector output (active low) 1: Enable DIAG0 push pull output (active high)
				13 <i>diag1_pushpull</i> 0: DIAG1 is open collector output (active low) 1: Enable DIAG1 push pull output (active high)

GENERAL CONFIGURATION REGISTERS (0x00...0x0F)				
R/W	Addr	n	Register	Description / bit names
				14 <i>small_hysteresis</i> 0: Hysteresis for step frequency comparison is 1/16 1: Hysteresis for step frequency comparison is 1/32
				15 <i>stop_enable</i> 0: Normal operation 1: Emergency stop: ENCA_DCIN stops the sequencer when tied high (no steps become executed by the sequencer, motor goes to standstill state).
				16 <i>direct_mode</i> 0: Normal operation 1: Motor coil currents and polarity directly programmed via serial interface: Register <i>XDIRECT</i> (0x2D) specifies signed coil A current (bits 8..0) and coil B current (bits 24..16). In this mode, the current is scaled by <i>IHOLD</i> setting. Velocity based current regulation of stealthChop is not available in this mode. The automatic stealthChop current regulation will work only for low stepper motor velocities.
				17 <i>test_mode</i> 0: Normal operation 1: Enable analog test output on pin DCO. <i>IHOLD</i> [1..0] selects the function of DCO: 0..2: T120, DAC, VDDH <i>Hint:</i> Not for user, set to 0 for normal operation!
R+ WC	0x01	3	GSTAT	Bit GSTAT – Global status flags (Re-Write with '1' bit to clear respective flags)
				0 <i>reset</i> 1: Indicates that the IC has been reset. All registers have been cleared to reset values.
				1 <i>drv_err</i> 1: Indicates, that the driver has been shut down due to overtemperature or short circuit detection. Read DRV_STATUS for details. The flag can only be cleared when the temperature is below the limit again.
				2 <i>uv_cp</i> 1: Indicates an undervoltage on the charge pump. The driver is disabled during undervoltage. This flag is latched for information.
R	0x04	8 + 8	IOIN	Bit INPUT Reads the state of all input pins available
				0 STEP
				1 DIR
				2 DCEN_CFG4
				3 DCIN_CFG5
				4 DRV_ENN
				5 DCO_CFG6
				6 1
				7 unused
				31.. 24 <i>VERSION</i> : 0x30=first version of the IC Identical numbers mean full digital compatibility.
W	0x06		OTP_PROG	Bit OTP_PROGRAM – OTP programming

GENERAL CONFIGURATION REGISTERS (0x00...0x0F)					
R/W	Addr	n	Register	Description / bit names	
					Write access programs OTP memory (one bit at a time), Read access refreshes read data from OTP after a write
				2.0	<i>OTPBIT</i> Selection of OTP bit to be programmed to the selected byte location (n=0..7: programs bit n to a logic 1)
				5..4	<i>OTPBYTE</i> Set to 00
				15..8	<i>OTPMAGIC</i> Set to 0xbd to enable programming. A programming time of minimum 10ms per bit is recommended (check by reading <i>OTP_READ</i>).
R	0x07		<i>OTP_READ</i>	Bit	<i>OTP_READ</i> (Access to OTP memory result and update) <i>See separate table!</i>
				7.0	<i>OTPO</i> byte 0 read data
RW	0x08	5	<i>FACTORY_</i> <i>CONF</i>	4..0	<i>FCLKTRIM</i> (Reset default: <i>OTP</i>) 0..31: Lowest to highest clock frequency. Check at charge pump output. The frequency span is not guaranteed, but it is tested, that tuning to 12MHz internal clock is possible. The devices come preset to 12MHz clock frequency by OTP programming. (Reset Default: <i>OTP</i>)
				Bit	<i>SHORT_CONF</i>
				3..0	<i>S2VS_LEVEL</i> : Short to VS detector level for lowside FETs. Checks for voltage drop in LS MOSFET and sense resistor. 4 (highest sensitivity) ... 15 (lowest sensitivity) <i>Hint</i> : Settings from 1 to 3 will trigger during normal operation due to voltage drop on sense resistor. (Reset Default: <i>OTP</i> 6 or 12)
				11..8	<i>S2G_LEVEL</i> : Short to GND detector level for highside FETs. Checks for voltage drop on high side MOSFET 2 (highest sensitivity) ... 15 (lowest sensitivity) Attention: Settings below 6 not recommended at >52V operation – false detection might result (Reset Default: <i>OTP</i> 6 or 12)
W	0x09	19	<i>SHORT_</i> <i>CONF</i>	17..16	<i>SHORTFILTER</i> : Spike filtering bandwidth for short detection 0 (lowest, 100ns), 1 (1µs), 2 (2µs) 3 (3µs) <i>Hint</i> : A good PCB layout will allow using setting 0. Increase value, if erroneous short detection occurs. (Reset Default = %01)
				18	<i>shortdelay</i> : Short detection delay 0=750ns: normal, 1=1500ns: high The short detection delay shall cover the bridge switching time. 0 will work for most applications. (Reset Default = 0)
W	0x0A	22	<i>DRV_CONF</i>	Bit	<i>DRV_CONF</i>

GENERAL CONFIGURATION REGISTERS (0x00...0x0F)				
R/W	Addr	n	Register	Description / bit names
				<p>4..0 BBMTIME: Break-Before make delay 0=shortest (100ns) ... 16 (200ns) ... 24=longest (375ns) >24 not recommended, use BBMCLKS instead</p> <p><i>Hint:</i> Choose the lowest setting safely covering the switching event in order to avoid bridge cross-conduction. Add roughly 30% of reserve. (Reset Default = 0)</p>
				<p>11..8 BBMCLKS: 0..15: Digital BBM time in clock cycles (typ. 83ns). The longer setting rules (BBMTIME vs. BBMCLKS). (Reset Default: OTP 4 or 2)</p>
				<p>17..16 OTSELECT: Selection of over temperature level for bridge disable, switch on after cool down to 120°C / OTPW level. 00: 150°C 01: 143°C 10: 136°C (not recommended when VSA > 24V) 11: 120°C (not recommended, no hysteresis)</p> <p><i>Hint:</i> Adapt overtemperature threshold as required to protect the MOSFETs or other components on the PCB. (Reset Default = %00)</p>
				<p>19..18 DRVSTRENGTH: Selection of gate driver current. Adapts the gate driver current to the gate charge of the external MOSFETs. 00: weak 01: weak+TC (medium above OTPW level) 10: medium 11: strong</p> <p><i>Hint:</i> Choose the lowest setting giving slopes <100ns. (Reset Default = %10)</p>
				<p>21..20 FILT_ISENSE: Filter time constant of sense amplifier to suppress ringing and coupling from second coil operation 00: low – 100ns 01: – 200ns 10: – 300ns 11: high– 400ns</p> <p><i>Hint:</i> Increase setting if motor chopper noise occurs due to cross-coupling of both coils. (Reset Default = %00)</p>

GENERAL CONFIGURATION REGISTERS (0x00...0x0F)					
R/W	Addr	n	Register	Description / bit names	
W	0x0B	8	GLOBAL SCALER	7..0	Global scaling of Motor current. This value is multiplied to the current scaling in order to adapt a drive to a certain motor type. This value should be chosen before tuning other settings, because it also influences chopper hysteresis. 0: Full Scale (or write 256) 1 ... 31: Not allowed for operation 32 ... 255: 32/256 ... 255/256 of maximum current. <i>Hint: Values >128 recommended for best results (Reset Default = 0)</i>
R	0x0C	16	OFFSET_READ	15..8	Offset calibration result phase A (signed)
				7..0	Offset calibration result phase B (signed)

5.1.1 OTP_READ – OTP configuration memory

The OTP memory holds power up defaults for certain registers. All OTP memory bits are cleared to 0 by default. Programming only can set bits, clearing bits is not possible. Factory tuning of the clock frequency affects *otp0.0* to *otp0.4*. The state of these bits therefore may differ between individual ICs.

0x07: OTP_READ – OTP MEMORY MAP			
Bit	Name	Function	Comment
7	<i>otp0.7</i>	<i>otp_TBL</i>	Reset default for <i>TBL</i> : 0: <i>TBL</i> =%10 (-3µs) 1: <i>TBL</i> =%01 (-2µs)
6	<i>otp0.6</i>	<i>otp_BBM</i>	Reset default for <i>DRVCONF.BBMCLKS</i> 0: <i>BBMCLKS</i> =4 1: <i>BBMCLKS</i> =2
5	<i>otp0.5</i>	<i>otp_S2_LEVEL</i>	Reset default for <i>Short detection Levels</i> : 0: <i>S2G_LEVEL</i> = <i>S2VS_LEVEL</i> = 6 1: <i>S2G_LEVEL</i> = <i>S2VS_LEVEL</i> = 12
4	<i>otp0.4</i>	<i>OTP_FCLKTRIM</i>	Reset default for <i>FCLKTRIM</i> 0: lowest frequency setting 31: highest frequency setting <i>Attention: This value is pre-programmed by factory clock trimming to the default clock frequency of 12MHz and differs between individual ICs! It should not be altered.</i>
3	<i>otp0.3</i>		
2	<i>otp0.2</i>		
1	<i>otp0.1</i>		
0	<i>otp0.0</i>		

5.2 Velocity Dependent Driver Feature Control Register Set

VELOCITY DEPENDENT DRIVER FEATURE CONTROL REGISTER SET (0x10...0x1F)					
R/W	Addr	n	Register	Description / bit names	
W	0x10	5 + 5 + 4	IHOLD_IRUN	Bit	IHOLD_IRUN – Driver current control
				4..0	IHOLD Standstill current (0=1/32...31=32/32) In combination with stealthChop mode, setting IHOLD=0 allows to choose freewheeling or coil short circuit for motor stand still.
				12..8	IRUN Motor run current (0=1/32...31=32/32) <i>Hint: Choose sense resistors in a way, that normal IRUN is 16 to 31 for best microstep performance.</i>
				19..16	IHOLDDELAY Controls the number of clock cycles for motor power down after a motion as soon as standstill is detected (<i>stst=1</i>) and TPOWERDOWN has expired. The smooth transition avoids a motor jerk upon power down. 0: instant power down 1..15: Delay per current reduction step in multiple of 2^{18} clocks
W	0x11	8	TPOWERDOWN	TPOWERDOWN sets the delay time after stand still (<i>stst</i>) of the motor to motor current power down. Time range is about 0 to 4 seconds. <i>Attention: A minimum setting of 2 is required to allow automatic tuning of stealthChop PWM_OFFS_AUTO.</i> Reset Default = 10 $0 \dots ((2^8)-1) * 2^{18} t_{CLK}$	
R	0x12	20	TSTEP	Actual measured time between two 1/256 microsteps derived from the step input frequency in units of 1/fCLK. Measured value is $(2^{20})-1$ in case of overflow or stand still. All TSTEP related thresholds use a hysteresis of 1/16 of the compare value to compensate for jitter in the clock or the step frequency. The flag <i>small_hysteresis</i> modifies the hysteresis to a smaller value of 1/32. $(T_{xxx} * 15/16) - 1$ or $(T_{xxx} * 31/32) - 1$ is used as a second compare value for each comparison value. This means, that the lower switching velocity equals the calculated setting, but the upper switching velocity is higher as defined by the hysteresis setting. In dcStep mode TSTEP will not show the mean velocity of the motor, but the velocities for each microstep, which may not be stable and thus does not represent the real motor velocity in case it runs slower than the target velocity.	
W	0x13	20	TPWMTHRS	This is the upper velocity for stealthChop voltage PWM mode. TSTEP ≥ TPWMTHRS <ul style="list-style-type: none"> stealthChop PWM mode is enabled, if configured dcStep is disabled 	

VELOCITY DEPENDENT DRIVER FEATURE CONTROL REGISTER SET (0x10...0x1F)				
R/W	Addr	n	Register	Description / bit names
W	0x14	20	TCOOLTHRS	<p>This is the lower threshold velocity for switching on smart energy coolStep and stallGuard feature. (unsigned)</p> <p>Set this parameter to disable coolStep at low speeds, where it cannot work reliably. The stop on stall function (enable with <i>sg_stop</i> when using internal motion controller) and the stall output signal become enabled when exceeding this velocity. In non-dcStep mode, it becomes disabled again once the velocity falls below this threshold.</p> <p>$TCOOLTHRS \geq TSTEP \geq THIGH$:</p> <ul style="list-style-type: none"> - coolStep is enabled, if configured - stealthChop voltage PWM mode is disabled <p>$TCOOLTHRS \geq TSTEP$</p> <ul style="list-style-type: none"> - Stop on stall is enabled, if configured - Stall output signal (DIAG0/1) is enabled, if configured
W	0x15	20	THIGH	<p>This velocity setting allows velocity dependent switching into a different chopper mode and fullstepping to maximize torque. (unsigned)</p> <p>The stall detection feature becomes switched off for 2-3 electrical periods whenever passing <i>THIGH</i> threshold to compensate for the effect of switching modes.</p> <p>$TSTEP \leq THIGH$:</p> <ul style="list-style-type: none"> - coolStep is disabled (motor runs with normal current scale) - stealthChop voltage PWM mode is disabled - If <i>vhighchm</i> is set, the chopper switches to <i>chm</i>=1 with <i>TFD</i>=0 (constant off time with slow decay, only). - If <i>vhighfs</i> is set, the motor operates in fullstep mode and the stall detection becomes switched over to dcStep stall detection.
RW	0x2D	9+9	XDIRECT	<p>This register is used in direct coil current mode, only (<i>direct_mode</i> = 1). It bypasses the internal sequencer. Specifies signed coil A current (bits 8..0) and coil B current (bits 24..16). In this mode, the current is scaled by <i>IHOLD</i> setting. Velocity based current regulation of stealthChop is not available in this mode. The automatic stealthChop current regulation will work only for low stepper motor velocities.</p>

Microstep velocity time reference t for velocities: $TSTEP = f_{CLK} / f_{STEP}$

5.2.1 dcStep Minimum Velocity Register

DCSTEP MINIMUM VELOCITY REGISTER (0x33)				
R/W	Addr	n	Register	Description / bit names
W	0x33	23	VDCMIN	<p>Automatic commutation dcStep minimum velocity. Enable dcStep by DCEN pin.</p> <p>In this mode, the actual position is determined by the sensorless motor commutation and becomes fed back to the external motion controller. In case the motor becomes heavily loaded, VDCMIN is used as the minimum step velocity.</p> <p><i>Hint:</i> Also set DCCTRL parameters in order to operate dcStep.</p> <p>(Only bits 22... 8 are used for value and for comparison)</p>

Time reference t for VDCMIN: $t = 2^{24} / f_{CLK}$

5.3 Motor Driver Registers

MICROSTEPPING CONTROL REGISTER SET (0x60...0x6B)					
R/W	Addr	n	Register	Description / bit names	Range [Unit]
W	0x60	32	<i>MSLUT[0]</i> microstep table entries 0...31	Each bit gives the difference between entry x and entry x+1 when combined with the cor- responding <i>MSLUTSEL</i> W bits: 0: W= %00: -1 %01: +0 %10: +1 %11: +2 1: W= %00: +0 %01: +1 %10: +2 %11: +3	32x 0 or 1 reset default= sine wave table
W	0x61 ... 0x67	7 x 32	<i>MSLUT[1...7]</i> microstep table entries 32...255	This is the differential coding for the first quarter of a wave. Start values for <i>CUR_A</i> and <i>CUR_B</i> are stored for <i>MSCNT</i> position 0 in <i>START_SIN</i> and <i>START_SIN90</i> . <i>ofs31, ofs30, ..., ofs01, ofs00</i> ... <i>ofs255, ofs254, ..., ofs225, ofs224</i>	7x 32x 0 or 1 reset default= sine wave table
W	0x68	32	<i>MSLUTSEL</i>	This register defines four segments within each quarter <i>MSLUT</i> wave. Four 2 bit entries determine the meaning of a 0 and a 1 bit in the corresponding segment of <i>MSLUT</i> . <i>See separate table!</i>	0<X1<X2<X3 reset default= sine wave table
W	0x69	8 + 8	<i>MSLUTSTART</i>	bit 7... 0: <i>START_SIN</i> bit 23... 16: <i>START_SIN90</i> <i>START_SIN</i> gives the absolute current at microstep table entry 0. <i>START_SIN90</i> gives the absolute current for microstep table entry at positions 256. Start values are transferred to the microstep registers <i>CUR_A</i> and <i>CUR_B</i> , whenever the reference position <i>MSCNT</i> =0 is passed.	<i>START_SIN</i> reset default =0 <i>START_SIN90</i> reset default =247
R	0x6A	10	<i>MSCNT</i>	Microstep counter. Indicates actual position in the microstep table for <i>CUR_A</i> . <i>CUR_B</i> uses an offset of 256 (2 phase motor). <i>Hint:</i> Move to a position where <i>MSCNT</i> is zero before re-initializing <i>MSLUTSTART</i> or <i>MSLUT</i> and <i>MSLUTSEL</i> .	0...1023
R	0x6B	9 + 9	<i>MSCURACT</i>	bit 8... 0: <i>CUR_A</i> (signed): Actual microstep current for motor phase A as read from <i>MSLUT</i> (not scaled by current) bit 24... 16: <i>CUR_B</i> (signed): Actual microstep current for motor phase B as read from <i>MSLUT</i> (not scaled by current)	+/-0...255

DRIVER REGISTER SET (0x6C...0x7F)					
R/W	Addr	n	Register	Description / bit names	Range [Unit]
RW	0x6C	32	CHOPCONF	chopper and driver configuration <i>See separate table!</i>	reset default= 0x10410150
W	0x6D	25	COOLCONF	coolStep smart current control register and stallGuard2 configuration <i>See separate table!</i>	
W	0x6E	24	DCCTRL	dcStep (DC) automatic commutation configuration register (enable via pin DCEN or via <i>VDCMIN</i>): bit 9... 0: <i>DC_TIME</i> : Upper PWM on time limit for commutation ($DC_TIME * 1/f_{CLK}$). Set slightly above effective blank time <i>TBL</i> . bit 23... 16: <i>DC_SG</i> : Max. PWM on time for step loss detection using dcStep stallGuard2 in dcStep mode. ($DC_SG * 16/f_{CLK}$) Set slightly higher than $DC_TIME/16$ 0=disable <i>Hint</i> : Using a higher microstep resolution or interpolated operation, dcStep delivers a better stallGuard signal. <i>DC_SG</i> is also available above <i>VHIGH</i> if <i>vhighfs</i> is activated. For best result also set <i>vhighchm</i> .	
R	0x6F	32	DRV_STATUS	stallGuard2 value and driver error flags <i>See separate table!</i>	
W	0x70	22	PWMCONF	Voltage PWM mode chopper configuration <i>See separate table!</i>	reset default= 0xC40C001E
R	0x71	9+8	PWM_SCALE	Results of stealthChop amplitude regulator. These values can be used to monitor automatic PWM amplitude scaling (255=max. voltage).	
				bit 7... 0 <i>PWM_SCALE_SUM</i> : Actual PWM duty cycle. This value is used for scaling the values <i>CUR_A</i> and <i>CUR_B</i> read from the sine wave table.	0...255
				bit 24... 16 <i>PWM_SCALE_AUTO</i> : 9 Bit signed offset added to the calculated PWM duty cycle. This is the result of the automatic amplitude regulation based on current measurement.	signed -255...+255
R	0x72	8+8	PWM_AUTO	These automatically generated values can be read out in order to determine a default / power up setting for <i>PWM_GRAD</i> and <i>PWM_OFS</i> .	
				bit 7... 0 <i>PWM_OFS_AUTO</i> : Automatically determined offset value	0...255

DRIVER REGISTER SET (0x6C...0x7F)					
R/W	Addr	n	Register	Description / bit names	Range [Unit]
				bit 23... 16 <i>PWM_GRAD_AUTO</i> : Automatically determined gradient value	0...255
R	0x73	20	<i>LOST_STEPS</i>	Number of input steps skipped due to higher load in dcStep operation, if step input does not stop when DC_OUT is low. This counter wraps around after 2 ²⁰ steps. Counts up or down depending on direction. Only with SDMODE=1.	

MICROSTEP TABLE CALCULATION FOR A SINE WAVE EQUIVALENT TO THE POWER ON DEFAULT

$$\text{round} \left(248 * \sin \left(2 * PI * \frac{i}{1024} + \frac{PI}{1024} \right) \right) - 1$$

- $i:[0... 255]$ is the table index
- The amplitude of the wave is 248. The resulting maximum positive value is 247 and the maximum negative value is -248.
- The round function rounds values from 0.5 to 1.4999 to 1

5.3.1 MSLUTSEL – Look up Table Segmentation Definition

0x68: MSLUTSEL – LOOK UP TABLE SEGMENTATION DEFINITION			
Bit	Name	Function	Comment
31	X3	LUT segment 3 start	The sine wave look up table can be divided into up to four segments using an individual step width control entry W_x . The segment borders are selected by $X1$, $X2$ and $X3$. Segment 0 goes from 0 to $X1-1$. Segment 1 goes from $X1$ to $X2-1$. Segment 2 goes from $X2$ to $X3-1$. Segment 3 goes from $X3$ to 255.
30			
29			
28			
27			
26			
25			
24			
23	X2	LUT segment 2 start	For defined response the values shall satisfy: $0 < X1 < X2 < X3$
22			
21			
20			
19			
18			
17			
16			
15	X1	LUT segment 1 start	
14			
13			
12			
11			
10			
9			
8			
7	W3	LUT width select from $ofs(X3)$ to $ofs255$	Width control bit coding $W0...W3$: %00: MSLUT entry 0, 1 select: -1, +0 %01: MSLUT entry 0, 1 select: +0, +1 %10: MSLUT entry 0, 1 select: +1, +2 %11: MSLUT entry 0, 1 select: +2, +3
6	W2	LUT width select from $ofs(X2)$ to $ofs(X3-1)$	
5			
4	W1	LUT width select from $ofs(X1)$ to $ofs(X2-1)$	
3			
2	W0	LUT width select from $ofs00$ to $ofs(X1-1)$	
1			
0			

5.3.2 CHOPCONF – Chopper Configuration

0x6C: CHOPCONF – CHOPPER CONFIGURATION				
Bit	Name	Function	Comment	
31	<i>diss2vs</i>	short to supply protection disable	0: Short to VS protection is on 1: Short to VS protection is disabled	
30	<i>diss2g</i>	short to GND protection disable	0: Short to GND protection is on 1: Short to GND protection is disabled	
29	<i>dedge</i>	enable double edge step pulses	1: Enable step impulse at each step edge to reduce step frequency requirement.	
28	<i>intpol</i>	interpolation to 256 microsteps	1: The actual microstep resolution (<i>MRES</i>) becomes extrapolated to 256 microsteps for smoothest motor operation (useful for STEP/DIR operation, only)	
27	<i>mres3</i>	<i>MRES</i> micro step resolution	%0000:	
26	<i>mres2</i>		Native 256 microstep setting. Normally use this setting with the internal motion controller.	
25	<i>mres1</i>		%0001 ... %1000:	
24	<i>mres0</i>		128, 64, 32, 16, 8, 4, 2, FULLSTEP Reduced microstep resolution esp. for STEP/DIR operation. The resolution gives the number of microstep entries per sine quarter wave. The driver automatically uses microstep positions which result in a symmetrical wave, when choosing a lower microstep resolution. step width = 2^{MRES} [microsteps]	
23	<i>tpfd3</i>	<i>TPFD</i> passive fast decay time	<i>TPFD</i> allows dampening of motor mid-range resonances. Passive fast decay time setting controls duration of the fast decay phase inserted after bridge polarity change $N_{CLK} = 128 * TPFD$	
22	<i>tpfd2</i>		%0000: Disable	
21	<i>tpfd1</i>		%0001 ... %1111: 1 ... 15	
20	<i>tpfd0</i>			
19	<i>vhighchm</i>	high velocity chopper mode	This bit enables switching to <i>chm</i> =1 and <i>fd</i> =0, when <i>VHIGH</i> is exceeded. This way, a higher velocity can be achieved. Can be combined with <i>vhighfs</i> =1. If set, the <i>TOFF</i> setting automatically becomes doubled during high velocity operation in order to avoid doubling of the chopper frequency.	
18	<i>vhighfs</i>	high velocity fullstep selection	This bit enables switching to fullstep, when <i>VHIGH</i> is exceeded. Switching takes place only at 45° position. The fullstep target current uses the current value from the microstep table at the 45° position.	
17	-	reserved	reserved, set to 0	
16	<i>tbl1</i>	<i>TBL</i> blank time select	%00 ... %11:	
15	<i>tbl0</i>		Set comparator blank time to 16, 24, 36 or 54 clocks <i>Hint</i> : %01 or %10 is recommended for most applications	
14	<i>chm</i>	chopper mode	0	Standard mode (spreadCycle)
			1	Constant off time with fast decay time. Fast decay time is also terminated when the negative nominal current is reached. Fast decay is after on time.
13	-	reserved	Reserved, set to 0	
12	<i>disfdcc</i>	fast decay mode	<i>chm</i> =1: <i>disfdcc</i> =1 disables current comparator usage for termination of the fast decay cycle	
11	<i>fd3</i>	<i>TFD</i> [3]	<i>chm</i> =1: MSB of fast decay time setting <i>TFD</i>	

0x6C: CHOPCONF – CHOPPER CONFIGURATION

Bit	Name	Function	Comment	
10	<i>hend3</i>	<i>HEND</i>	<i>chm=0</i>	%0000 ... %1111: Hysteresis is -3, -2, -1, 0, 1, ..., 12 (1/512 of this setting adds to current setting) This is the hysteresis value which becomes used for the hysteresis chopper.
9	<i>hend2</i>	hysteresis low value		
8	<i>hend1</i>	<i>OFFSET</i>		
7	<i>hend0</i>	sine wave offset		
			<i>chm=1</i>	%0000 ... %1111: Offset is -3, -2, -1, 0, 1, ..., 12 This is the sine wave offset and 1/512 of the value becomes added to the absolute value of each sine wave entry.
6	<i>hstrt2</i>	<i>HSTRT</i>	<i>chm=0</i>	%000 ... %111: Add 1, 2, ..., 8 to hysteresis low value <i>HEND</i> (1/512 of this setting adds to current setting) Attention: Effective $HEND+HSTRT \leq 16$. <i>Hint:</i> Hysteresis decrement is done each 16 clocks
5	<i>hstrt1</i>	hysteresis start value		
4	<i>hstrt0</i>	added to <i>HEND</i>		
		<i>TFD [2..0]</i> fast decay time setting	<i>chm=1</i>	Fast decay time setting (MSB: <i>fd3</i>): %0000 ... %1111: Fast decay time setting <i>TFD</i> with $N_{CLK} = 32 * TFD$ (%0000: slow decay only)
3	<i>toff3</i>	<i>TOFF</i> off time and driver enable	Off time setting controls duration of slow decay phase $N_{CLK} = 12 + 32 * TOFF$ %0000: Driver disable, all bridges off %0001: 1 – use only with $TBL \geq 2$ %0010 ... %1111: 2 ... 15	
2	<i>toff2</i>			
1	<i>toff1</i>			
0	<i>toff0</i>			

5.3.3 COOLCONF – Smart Energy Control coolStep and stallGuard2

0x6D: COOLCONF – SMART ENERGY CONTROL COOLSTEP AND STALLGUARD2			
Bit	Name	Function	Comment
...	-	reserved	set to 0
24	<i>sfilt</i>	stallGuard2 filter enable	0 Standard mode, high time resolution for stallGuard2
			1 Filtered mode, stallGuard2 signal updated for each four fullsteps (resp. six fullsteps for 3 phase motor) only to compensate for motor pole tolerances
23	-	reserved	set to 0
22	<i>sgt6</i>	stallGuard2 threshold value	This signed value controls stallGuard2 level for stall output and sets the optimum measurement range for readout. A lower value gives a higher sensitivity. Zero is the starting value working with most motors. -64 to +63: A higher value makes stallGuard2 less sensitive and requires more torque to indicate a stall.
21	<i>sgt5</i>		
20	<i>sgt4</i>		
19	<i>sgt3</i>		
18	<i>sgt2</i>		
17	<i>sgt1</i>		
16	<i>sgt0</i>		
15	<i>seimin</i>	minimum current for smart current control	0: 1/2 of current setting (<i>IRUN</i>) 1: 1/4 of current setting (<i>IRUN</i>)
14	<i>sedn1</i>	current down step speed	%00: For each 32 stallGuard2 values decrease by one %01: For each 8 stallGuard2 values decrease by one %10: For each 2 stallGuard2 values decrease by one %11: For each stallGuard2 value decrease by one
13	<i>sedn0</i>		
12	-	reserved	set to 0
11	<i>semax3</i>	stallGuard2 hysteresis value for smart current control	If the stallGuard2 result is equal to or above (<i>SEMIN+SEMAX+1</i>)*32, the motor current becomes decreased to save energy. %0000 ... %1111: 0 ... 15
10	<i>semax2</i>		
9	<i>semax1</i>		
8	<i>semax0</i>		
7	-	reserved	set to 0
6	<i>seup1</i>	current up step width	Current increment steps per measured stallGuard2 value %00 ... %11: 1, 2, 4, 8
5	<i>seup0</i>		
4	-	reserved	set to 0
3	<i>semin3</i>	minimum stallGuard2 value for smart current control and smart current enable	If the stallGuard2 result falls below <i>SEMIN</i> *32, the motor current becomes increased to reduce motor load angle. %0000: smart current control coolStep off %0001 ... %1111: 1 ... 15
2	<i>semin2</i>		
1	<i>semin1</i>		
0	<i>semin0</i>		

5.3.4 PWMCONF – Voltage PWM Mode stealthChop

0x70: PWMCONF – VOLTAGE MODE PWM STEALTHCHOP				
Bit	Name	Function	Comment	
31	PWM_LIM	PWM automatic scale amplitude limit when switching on	Limit for <i>PWM_SCALE_AUTO</i> when switching back from spreadCycle to stealthChop. This value defines the upper limit for bits 7 to 4 of the automatic current control when switching back. It can be set to reduce the current jerk during mode change back to stealthChop. It does not limit <i>PWM_GRAD</i> or <i>PWM_GRAD_AUTO</i> offset. (Default = 12)	
30				
29				
28				
27	PWM_REG	Regulation loop gradient	User defined maximum PWM amplitude change per half wave when using <i>pwm_autoscale</i> =1. (1...15): 1: 0.5 increments (slowest regulation) 2: 1 increment 3: 1.5 increments 4: 2 increments (<i>Reset default</i>) ... 8: 4 increments ... 15: 7.5 increments (fastest regulation)	
26				
25				
24				
23	-	reserved	set to 0	
22	-	reserved	set to 0	
21	<i>freewheel1</i>	Allows different standstill modes	Stand still option when motor current setting is zero (<i>I_HOLD</i> =0). %00: Normal operation %01: Freewheeling %10: Coil shorted using LS drivers %11: Coil shorted using HS drivers	
20	<i>freewheel0</i>			
19	<i>pwm_autograd</i>	PWM automatic gradient adaptation	0	Fixed value for <i>PWM_GRAD</i> (<i>PWM_GRAD_AUTO</i> = <i>PWM_GRAD</i>)
			1	Automatic tuning (only with <i>pwm_autoscale</i> =1) (<i>Reset default</i>) <i>PWM_GRAD_AUTO</i> is initialized with <i>PWM_GRAD</i> while <i>pwm_autograd</i> =0 and becomes optimized automatically during motion. <u>Preconditions</u> 1. <i>PWM_OFS_AUTO</i> has been automatically initialized. This requires standstill at <i>IRUN</i> for >130ms in order to a) detect standstill b) wait > 128 chopper cycles at <i>IRUN</i> and c) regulate <i>PWM_OFS_AUTO</i> so that $-1 < PWM_SCALE_AUTO < 1$ 2. Motor running and $1.5 * PWM_OFS_AUTO < PWM_SCALE_SUM < 4 * PWM_OFS_AUTO$ and $PWM_SCALE_SUM < 255$. <u>Time required for tuning <i>PWM_GRAD_AUTO</i></u> About 8 fullsteps per change of +/-1. Also enables use of reduced chopper frequency for tuning <i>PWM_OFS_AUTO</i> .
18	<i>pwm_autoscale</i>	PWM automatic amplitude scaling	0	User defined feed forward PWM amplitude. The current settings <i>IRUN</i> and <i>I_HOLD</i> have no influence! The resulting PWM amplitude (limited to 0...255) is: $PWM_OFS * ((CS_ACTUAL+1) / 32)$ $+ PWM_GRAD * 256 / TSTEP$
			1	Enable automatic current control (<i>Reset default</i>)

0x70: PWMCONF – VOLTAGE MODE PWM STEALTHCHOP			
Bit	Name	Function	Comment
17	<i>pwm_freq1</i>	PWM frequency selection	%00: $f_{\text{PWM}}=2/1024 f_{\text{CLK}}$ (Reset default)
16	<i>pwm_freq0</i>		%01: $f_{\text{PWM}}=2/683 f_{\text{CLK}}$ %10: $f_{\text{PWM}}=2/512 f_{\text{CLK}}$ %11: $f_{\text{PWM}}=2/410 f_{\text{CLK}}$
15	PWM_GRAD	User defined amplitude gradient	<p>Velocity dependent gradient for PWM amplitude: $\text{PWM_GRAD} * 256 / \text{TSTEP}$</p> <p>This value is added to <i>PWM_OFS</i> to compensate for the velocity-dependent motor back-EMF.</p> <p>Use <i>PWM_GRAD</i> as initial value for automatic scaling to speed up the automatic tuning process. To do this, set <i>PWM_GRAD</i> to the determined, application specific value, with <i>pwm_autoscale</i>=0. Only afterwards, set <i>pwm_autoscale</i>=1. Enable stealthChop when finished.</p> <p><i>Hint:</i> After initial tuning, the required initial value can be read out from <i>PWM_GRAD_AUTO</i>.</p>
14			
13			
12			
11			
10			
9			
8			
7	PWM_OFS	User defined amplitude (offset)	<p>User defined PWM amplitude offset (0-255) related to full motor current (<i>CS_ACTUAL</i>=31) in stand still. (Reset default=30)</p> <p>Use <i>PWM_OFS</i> as initial value for automatic scaling to speed up the automatic tuning process. To do this, set <i>PWM_OFS</i> to the determined, application specific value, with <i>pwm_autoscale</i>=0. Only afterwards, set <i>pwm_autoscale</i>=1. Enable stealthChop when finished.</p> <p><i>PWM_OFS</i> = 0 will disable scaling down motor current below a motor specific lower measurement threshold. This setting should only be used under certain conditions, i.e. when the power supply voltage can vary up and down by a factor of two or more. It prevents the motor going out of regulation, but it also prevents power down below the regulation limit.</p> <p><i>PWM_OFS</i> > 0 allows automatic scaling to low PWM duty cycles even below the lower regulation threshold. This allows low (standstill) current settings based on the actual (hold) current scale (register <i>IHOLD_IRUN</i>).</p>
6			
5			
4			
3			
2			
1			
0			

5.3.5 DRV_STATUS – stallGuard2 Value and Driver Error Flags

0x6F: DRV_STATUS – STALLGUARD2 VALUE AND DRIVER ERROR FLAGS			
Bit	Name	Function	Comment
31	<i>stst</i>	standstill indicator	This flag indicates motor stand still in each operation mode. This occurs 2 ²⁰ clocks after the last step pulse.
30	<i>olb</i>	open load indicator phase B	1: Open load detected on phase A or B. <i>Hint:</i> This is just an informative flag. The driver takes no action upon it. False detection may occur in fast motion and standstill. Check during slow motion, only.
29	<i>ola</i>	open load indicator phase A	
28	<i>s2gb</i>	short to ground indicator phase B	1: Short to GND detected on phase A or B. The driver becomes disabled. The flags stay active, until the driver is disabled by software (<i>TOFF</i> =0) or by the ENN input.
27	<i>s2ga</i>	short to ground indicator phase A	
26	<i>otpw</i>	overtemperature pre-warning flag	1: Overtemperature pre-warning threshold is exceeded. The overtemperature pre-warning flag is common for both bridges.
25	<i>ot</i>	overtemperature flag	1: Overtemperature limit has been reached. Drivers become disabled until <i>otpw</i> is also cleared due to cooling down of the IC. The overtemperature flag is common for both bridges.
24	<i>stallGuard</i>	stallGuard2 status	1: Motor stall detected (<i>SG_RESULT</i> =0) or dcStep stall in dcStep mode.
23	-	reserved	Ignore these bits
22			
21			
20	<i>CS</i> <i>ACTUAL</i>	actual motor current / smart energy current	Actual current control scaling, for monitoring smart energy current scaling controlled via settings in register <i>COOLCONF</i> , or for monitoring the function of the automatic current scaling.
19			
18			
17			
16			
15	<i>fsactive</i>	full step active indicator	1: Indicates that the driver has switched to fullstep as defined by chopper mode settings and velocity thresholds.
14	<i>stealth</i>	stealthChop indicator	1: Driver operates in stealthChop mode
13	<i>s2vsb</i>	short to supply indicator phase B	1: Short to supply detected on phase A or B. The driver becomes disabled. The flags stay active, until the driver is disabled by software (<i>TOFF</i> =0) or by the ENN input. Sense resistor voltage drop is included in the measurement!
12	<i>s2vsa</i>	short to supply indicator phase A	
11	-	reserved	Ignore this bit
10	-	reserved	Ignore this bit
9	<i>SG_</i> <i>RESULT</i>	stallGuard2 result respectively PWM on time for coil A in stand still for motor temperature detection	<p>Mechanical load measurement: The stallGuard2 result gives a means to measure mechanical motor load. A higher value means lower mechanical load. A value of 0 signals highest load. With optimum <i>SGT</i> setting, this is an indicator for a motor stall. The stall detection compares <i>SG_RESULT</i> to 0 in order to detect a stall. <i>SG_RESULT</i> is used as a base for coolStep operation, by comparing it to a programmable upper and a lower limit. It is not applicable in stealthChop mode.</p> <p>stallGuard2 works best with microstep operation or dcStep.</p> <p>Temperature measurement: In standstill, no stallGuard2 result can be obtained. <i>SG_RESULT</i> shows the chopper on-time for motor coil A instead. Move the motor to a determined microstep position at a certain current setting to get a rough estimation of motor temperature by a reading the chopper on-time. As the motor heats up, its coil resistance rises and the chopper on-time increases.</p>
8			
7			
6			
5			
4			
3			
2			
1			
0			