

Example:

For a read access to the register (*XACTUAL*) with the address 0x21, the address byte has to be set to 0x21 in the access preceding the read access. For a write access to the register (*IHOLD_IRUN*), the address byte has to be set to 0x80 + 0x10 = 0x90. For read access, the data bit might have any value (-). So, one can set them to 0.

action	data sent to TMC2160	data received from TMC2160
read <i>TSTEP</i>	→ 0x1200000000	← 0xSS & unused data
read <i>TSTEP</i>	→ 0x1200000000	← 0xSS & <i>TSTEP</i>
write <i>IHOLD_IRUN</i> := 0x00011F10	→ 0xA700ABCDEF	← 0xSS & <i>TSTEP</i>
write <i>IHOLD_IRUN</i> := 0x00021807	→ 0xA700123456	← 0xSS00011F10

*) S: is a placeholder for the status bits *SPI_STATUS*

4.1.2 SPI Status Bits Transferred with Each Datagram Read Back

New status information becomes latched at the end of each access and is available with the next SPI transfer.

<i>SPI_STATUS</i> – status flags transmitted with each SPI access in bits 39 to 32		
Bit	Name	Comment
7	<i>Unused</i>	Ignore this bit
6	<i>Unused</i>	Ignore this bit
5	<i>Unused</i>	Ignore this bit
4	<i>Unused</i>	Ignore this bit
3	<i>standstill</i>	<i>DRV_STATUS</i> [31] – 1: Signals motor stand still
2	<i>sg2</i>	<i>DRV_STATUS</i> [24] – 1: Signals stallGuard flag active
1	<i>driver_error</i>	<i>GSTAT</i> [1] – 1: Signals driver 1 driver error (clear by reading <i>GSTAT</i>)
0	<i>reset_flag</i>	<i>GSTAT</i> [0] – 1: Signals, that a reset has occurred (clear by reading <i>GSTAT</i>)

4.1.3 Data Alignment

All data are right aligned. Some registers represent unsigned (positive) values, some represent integer values (signed) as two's complement numbers, single bits or groups of bits are represented as single bits respectively as integer groups.

4.2 SPI Signals

The SPI bus on the TMC2160 has four signals:

- SCK – bus clock input
- SDI – serial data input
- SDO – serial data output
- CSN – chip select input (active low)

The slave is enabled for an SPI transaction by a low on the chip select input CSN. Bit transfer is synchronous to the bus clock SCK, with the slave latching the data from SDI on the rising edge of SCK and driving data to SDO following the falling edge. The most significant bit is sent first. A minimum of 40 SCK clock cycles is required for a bus transaction with the TMC2160.

If more than 40 clocks are driven, the additional bits shifted into SDI are shifted out on SDO after a 40-clock delay through an internal shift register. This can be used for daisy chaining multiple chips.

CSN must be low during the whole bus transaction. When CSN goes high, the contents of the internal shift register are latched into the internal control register and recognized as a command from the master to the slave. If more than 40 bits are sent, only the last 40 bits received before the rising edge of CSN are recognized as the command.

4.3 Timing

The SPI interface is synchronized to the internal system clock, which limits the SPI bus clock SCK to half of the system clock frequency. If the system clock is based on the on-chip oscillator, an additional 10% safety margin must be used to ensure reliable data transmission. All SPI inputs as well as the ENN input are internally filtered to avoid triggering on pulses shorter than 20ns. Figure 4.1 shows the timing parameters of an SPI bus transaction, and the table below specifies their values.




Figure 4.1 SPI timing

Hint

Usually this SPI timing is referred to as SPI MODE 3

SPI interface timing		AC-Characteristics				
		clock period: t_{CLK}				
Parameter	Symbol	Conditions	Min	Typ	Max	Unit
SCK valid before or after change of CSN	t_{CC}		10			ns
CSN high time	t_{CSH}	*) Min time is for synchronous CLK with SCK high one t_{CH} before CSN high only	$t_{CLK}^{*)}$	$>2t_{CLK}+10$		ns
SCK low time	t_{CL}	*) Min time is for synchronous CLK only	$t_{CLK}^{*)}$	$>t_{CLK}+10$		ns
SCK high time	t_{CH}	*) Min time is for synchronous CLK only	$t_{CLK}^{*)}$	$>t_{CLK}+10$		ns
SCK frequency using internal clock	f_{SCK}	assumes minimum OSC frequency			4	MHz
SCK frequency using external 16MHz clock	f_{SCK}	assumes synchronous CLK			8	MHz
SDI setup time before rising edge of SCK	t_{DU}		10			ns
SDI hold time after rising edge of SCK	t_{DH}		10			ns
Data out valid time after falling SCK clock edge	t_{DO}	no capacitive load on SDO			$t_{FILT}+5$	ns
SDI, SCK and CSN filter delay time	t_{FILT}	rising and falling edge	12	20	30	ns