8-bit vs 16-bit Timers

- 2x8-bit Timer 0.1
- 8-bit counter
- 2 output compares per timer
 - > OCA, OCB
- PWM per timer
 - > Fast, Phase correct

- 4x16-bit Timers 1,3,4,5
- 16-bit counter: higher delay times
- 3 output compares per timer
 - > OCA, OCB, OCC
- PWM per timer
 - fast, phase correct, freg&phase correct
- 1 input capture per timer
 - ➢ ICP

Dr. Alsamman

ENEE 3587

8-bit Timer Registers

- \Rightarrow Timer $\underline{\mathbf{n}} = 0.2$
- * Registers:

> TCNT<u>n</u>: 8-bit counter register

> TCCR<u>n</u>A: timer/counter control register A

> TCCR<u>n</u>B: timer/counter control register B

> ASSR: timer asynchronous status register

OCR<u>n</u>A: output compare register AOCR**0**B: output compare register B

> TIMSKn: timer counter interrupt mask register

> TIFR<u>n</u>: timer counter interrupt flag register

ENEE 3587

Pins

Pin Name	OC/IC	Mapped
PB7	OC0A/ <u>OC1C</u>	Digital pin 13 PWM
PG5	OC0B	Digital pin 4 PWM
PB5	OC1A	Digital pin 11 PWM
PB6	OC1B	Digital pin 12 PWM
PB7	OC1C/OC0A	Digital pin 13 PWM
PD4	ICP1	No pin connection
PB4	OC2A	Digital pin 10 PWM
PH6	OC2B	Digital pin 9 PWM
PE3	OC3A	Digital pin 5 PWM
PE4	OC3B	Digital pin 2 PWM
PE5	OC3C	Digital pin 3 PWM
PE7	ICP3	No pin connection
PH3	OC4A	Digital pin 6 PWM
PH4	OC4B	Digital pin 7 PWM
PH5	OC4C	Digital pin 8 PWM
PL0	ICP4	Digital pin 49
PL3	OC5A	Digital pin 46 PWM
PL4	OC5B	Digital pin 45 PWM
PL5	OC5C	Digital pin 44 PWM
PL1	ICP5	Digital pin 48

Dr. Alsamman

ENEE 3587

8-bit Timer: TCCRnA

7	6	5	4	3	2	1	0	- Decetorities
COMnA1	COMnA0	COMnB1	COMnB0	_		WGMn1	WGMn0	Reset value
R/W	R/W	R/W	R/W	R	R	R/W	R/W	- 0,000

- **COMnA1:COMnA0**: Compare match output mode A (n = timer 0 or 2)
 - Controls behavior of output
- **COM**<u>n</u>**B1:COM**<u>n</u>**A0**: Compare match output mode B (\underline{n} = timer 0 or 2)
- **❖ WGMn1:0**: Waveform generation mode bits
 - > Helps control the counting sequence,
 - > source for maximum (TOP) counter value,
 - > type of waveform generation,
 - > modes of operation

Dr. Alsamman

Dr. Alsamman

8-bit Timer: TCCR0B

7	6	5	4	3	2	1	0	
FOC0A	FOC0B	_	1	WGM02	CS02	CS01	CS00	Reset value = 0x00
W	W	R	R	R/W	R/W	R/W	R/W	

- FOC0A: Force output compare A
 - Force a change in output when a 1 is written to this bit (non-PWM mode)
 - No interrupt will be generated.
 - This bit is read as 0.
- * FOC0B: Force output compare B
- WGM02: Waveform generation mode bit 2
- CS02-CS00: Clock select
 - > 000: No clock source (Timer/Counter stops)
 - > 001: clkl/O (no prescaling)
 - > 010: clkl/O /8 (from prescaler)
 - > 011: clkl/O /64 (from prescaler)
 - > 100: clkl/O /256 (from prescaler)
 - > 101: clkl/O /1024 (from prescaler)
 - > 110: External clock source on T0 pin, Clock on falling edge
 - > 111: External clock source on T0 pin. Clock on rising edge

Dr. Alsamman

5

ENEE 3587

8-bit TCCRnA: COMnx1:COMnx2

- n = 0 or 2
- x = A or B

Compare match output behavior in non-PWM mode (8-bit time)

COMnx1	COMnx0	Description
0	0	Normal PORT operation, OCnx flip-flop disconnected from OCnx pin
0	1	Toggle OCnx signal on compare match
1	0	Clear OCnx signal on compare match
1	1	Set OCnx signal on compare match

oompale I	compare match output behavior in rast-rwin mode (wdinin2.0 - 011, TOF - 0xFT)					
COMnx1	COMnx0	Description				
0	0	Normal PORT operation, OCnx flip-flop disconnected from OCnx pin				
01	11	Normal PORT operation, OCnA flip-flop disconnected from OCnA pin				
1	0	Clear OCnx signal on compare match, set OCnx at BOTTOM (non-inverting mode)				
1	1	Set OCnx signal on compare match, clear OCnx at BOTTOM (inverting mode)				

Note: 1. This option is not available for OCnB (n = 0 or 2) module

Compare match output behavior in Fast-PWM mode (WGMn2:0 = 111 TOP = OCRnA

COMnx1	COMnx0	Description
0	0	Normal PORT operation, OCnx flip-flop disconnected from OCnx pin
01	11	Toggle OCnA on compare match
1	0	Set OCnx at BOTTOM (non-inverting mode)
1	1	Clear OCnx at BOTTOM (inverting mode)

Note: 1. This option is not available for OCnB (n = 0 or 2) module

ompare match output behavior in Phase-Correct-PWM mode ¹ (8-bit timer)				
COMnx1	COMnx0	Description		
0	0	Normal PORT operation, OCnx flip-flop disconnected from OCnx pin		
02	12	WGMn2=0: normal PORT operation, OCnA flip-flop disconnected from OCnA pi		
		WGMn2=1: Toggle OCnA on compare match		
1	0	Clear OCnx flip-flop on compare match during up-counting		
		Set OCnx flip-flop on compare match during down-counting		
1	1	Set OCnx flip-flop on compare match during up-counting		
		Clear OCnx flip-flop on compare match during down-counting		

Notes: 1. A special case occurs when OCRnx equals TOP and COMnx1 is set to 1. In this case, the compare match is ignored, but the set or clear is done at the TOP.

2. This option is not available for OCnB (n = 0 or 2) module

8-bit Timer Modes (TCCR)

- Normal operation: no output compare
 - Typically used for creating variable time delays
 - OC Mode: Generating binary output at specific counts
- CTC: Clear time on compare
 - Typically used for creating periodic time delays/functions
- PWM Mode: Pulse-width modulation
 - Fast PWM: high frequency PWM
 - Phase-correct PWM: high resolution PWM


Mode	WGM2	WGM1	WGM0	Timer/Counter mode of operation	ТОР	Update of OCRx at	TOV flag set on(1)(2)
0	0	0	0	Normal	0xFF	immediate	MAX
1	0	0	1	PWM, phase correct	0xFF	TOP	воттом
2	0	1	0	стс	OCRnA	immediate	MAX
3	0	1	1	Fast PWM	0xFF	TOP	MAX
4	1	0	0	Reserved	-	_	-
5	1	0	1	PWM, phase correct	OCRnA	TOP	воттом
6	1	1	0	Reserved	_	_	-1
7	1	1	1	Fast PWM	OCRnA	BOTTOM	TOP

Dr. Alsamman

Notes: 1. MAX = 0xFF 2. BOTTOM = 0x00

ENEE 3587

8-bit Timer: TIFR0,2



- ❖ OCFnB: Timer/Counter n output compare match B flag (n=0 or 2)
 - 0 = Compare match between TCNTn and OCRnB did not occur.
 - 1 = Compare match between TCNTn and OCRnB has occurred.
- OCFnA: Timer/Counter n output compare match A flag
 - > 0 = Compare match between TCNTn and OCRnA did not occur.
 - > 1 = Compare match between TCNTn and OCRnA has occurred.
- * TOVn: Timer/Counter n overflow interrupt enable
 - 0 = TCNTn hasn't overflown since this flag was last cleared.
 - 1 = TCNTn has overflown since this flag was last cleared.
- To clear flags write a 1 into the flag

ENEE 3587

8-bit Timer: TIMSK0,2




- OCIEnB: Timer/Counter n output compare match B interrupt enable (n = 0 or 2)
 - 0 = Disable the OCnB match interrupt
 - > 1 = Enable the OCnB match interrupt
- OCIEnA: Timer/Counter n output compare match A interrupt enable ($\underline{\mathbf{n}} = 0$ or 2)
 - > 0 = Disable the OCnA match interrupt
 - > 1 = Enable the OCnA match interrupt
- TOIEn: Timer/Counter n overflow interrupt enable (n = 0 or 2)
 - 0 = Disable Timer/Counter n overflow interrupt
 - > 1 = Enable Timer/Counter n overflow interrupt

Dr. Alsamman

9

ENEE 3587

16-bit: TCCR1A, TCCR3A, TCCR4A, TCCR5A,



- ❖ COMnA1:0: Compare output mode for channel A (n = 1, 3, 4, or 5)
- COMnB1:0: Compare output mode for channel B
- COMnC1:0: Compare output mode for channel C
 - > Controls the compare match behavior.
- WGMn1:0: Waveform generation mode bits
 - Helps control the counting sequence,
 - source for maximum (TOP) counter value,
 - type of waveform generation,
 - modes of operation

ENEE 3587

16-bit Timer Registers

❖ Timer n =1,3,4,5

Registers:

➤ TCNTnH/TCNTnL: High and Low 16-bit counter registers (8-bit each)

➤ TCCRnA: timer/counter control register A
➤ TCCRnB: timer/counter control register B
➤ TCCRnC: timer/counter control register C

OCRnAH, OCRnAL: High and Low output compare register A
OCRnBH, OCRnBL: High and Low output compare register B
OCRnCH, OCRnCL: High and Low output compare register C
ICRnH, ICRnL: High and Low input capture register
TIMSKn: timer counter interrupt mask register
TIFRn: timer counter interrupt flag register

Dr. Alsamman

10

16-bit: TCCR1B, TCCR3B, TCCR4B,

TCCR5R Reset value CSn0 **ICNCn ICES**r WGMn3 WGMn2 CSn2 CSn1 $= 0 \times 00$ R R/W R/W R/W R/W R/W R/W R/W

- ICNC<u>n</u>: Input-capture noise canceler ($\underline{\mathbf{n}} = 1,3,4,5$)
 - 0 = Disable input-capture noise canceler.
 - 1 = Enable input-capture noise canceler.
- ICESn: Input-capture edge select
 - 0 = Falling edge triggers input capture.
 - 1 = Rising edge triggers input capture.
 - (If ICRn is used as TOP value, then the ICPn is disconnected and input capture is disabled).
- ❖ WGMn3:2: Waveform generation mode bits 3 and 2
- CSn2-CSn0: Clock select
 - > 000 = No clock source (Timer/Counter stopped)
 - 001 = clkI/O (no prescaling)
 - 010 = clkl/O /8 (from prescaler)
 - 011 = clkI/O /64 (from prescaler)
 - 100 = clkl/O /256 (from prescaler)
 - ≥ 101 = clkl/O /1024 (from prescaler)
 - 110 = External clock source on Tn pin. Clock on falling edge
 - 111 = External clock source on Tn pin. Clock on rising edge

Dr. Alsamman

11


16-bit Timer Modes

Mode	WGMn3	WGMn2	WGMn1	WGMn0	Timer/Counter mode of operation	TOP	Update of OCRx at	TOV flag set on
0	0	0	0	0	Normal	0xFFFF	Immediate	MAX
1	0	0	0	1	PWM, phase correct, 8-bit	0x00FF	TOP	воттом
2	0	0	1	0	PWM, phase correct, 9-bit	0x01FF	TOP	BOTTOM
3	0	0	1	1	PWM, phase correct, 10-bit	0x03FF	TOP	воттом
4	0	1	0	0	CTC	OCRnA	Immediate	MAX
5	0	1	0	1	Fast PWM, 8-bit	0x00FF	воттом	TOP
6	0	1	1	0	Fast PWM, 9-bit	0x01FF	воттом	TOP
7	0	1	1	1	Fast PWM, 10-bit	0x03FF	воттом	TOP
8	1	0	0	0	PWM, phase and frequency correct	ICRn	BOTTOM	воттом
9	-1	0	0	1	PWM, phase and frequency correct	OCRnA	BOTTOM	BOTTOM
10	1	0	1	0	PWM, phase correct	ICRn	TOP	воттом
11	1	0	1	1	PWM, phase correct	OCRnA	TOP	воттом
12	1	1	0	0	СТС	ICRn	Immediate	MAX
13	1	1	0	1	(Reserved)	-	-	-
14	1	1	1	0	Fast PWM	ICRn	воттом	TOP
15	1	1	1	1	Fast PWM	OCRnA	воттом	TOP

Dr. Alsamman

ENEE 3587

16-bit: TCCR1C, TCCR3C TCCR4C,



- FOCnA: Force output compare for channel A (n= 1,3,4,5)
- * FOCnB: Force output compare for channel B
- * FOCnC: Force output compare for channel C
 - These bits are active only when WGMn3:0 bits specify a non-PWM mode.
 - > FOCnA/FOCnB/FOCnC = 1 => OCnA/OCnB/OCnC output is changed

ENEE 3587

16-bit TCCRnA: COMnx1,COMnx2

Compare match output behavior in non-PWM mode (16-bit timer)

<u>n</u> = 1,3,4,5
<u>x</u> = A,B,C

COMnx1	COMnx0	Description
0	0	Normal PORT operation, OCnA/OCnB/OCnC disconnected
0	1	Toggle OCnA/OCnB/OCnC on compare match
1	0	Clear OCnA/OCnB/OCnC (pull low) on compare match
1	1	Set OCnA/OCnB/OCnC (pull high) on compare match

Compare match output behavior in Fast-PWM mode (16-bit timer)

COMnx1	COMnx0	Description
0	0	Normal PORT operation, OCnA/OCnB/OCnC disconnected
0	1	WGMn 3:0 = 14 or 15: toggle OCnA on compare match, OCnB and OCnC disconnected (normal PORT operation). For all other PWM WGMn settings, normal PORT operation, OCnA/OCnB/OCnC disconnected.
1	0	Clear OCnA/OCnB/OCnC (pull low) on compare match, set OCnA/OCnB/OCnC at BOTTOM (non-inverting mode)
1	1	Set OCnA/OCnB/OCnC (pull high) on compare match, clear OCnA/OCnB/OCnC at BOTTOM (inverting mode)

Compare output mode. Phase Correct and Phase-and-Frequency-Correct PWM mode (16-bit)


COMnx1	COMnx0	Description				
0	0	Normal PORT operation, OCnA/OCnB/OCnC disconnected				
0	1	WGMn 3:0 = 9 or 11: toggle OCnA on compare match, OCnB and OCnC disconnected (normal PORT operation). For all other PWM WGMn settings, normal PORT operation, OCnA/OCnB/OCnC disconnected.				
1	0	Clear OCnA/OCnB/OCnC (pull low) on compare match when up-counting, set OCnA/OCnB/OCnC on compare match when down-counting				
1	1	Set OCnA/OCnB/OCnC (pull high) on compare match when up-counting. Clear OCnA/OCnB/OCnC on compare match when down-counting.				

Dr. Alsamman

13

ENEE 3587

16-bit: TIFRn



- ❖ ICF<u>n</u>: Timer/Counter n, input-capture flag (<u>n</u> = 1,3,4,5)
 - > 0 = No capture event occurred on the ICPn pin.
 - > 1 = A capture event has occurred on the ICPn pin.
- OCFnC: Timer/Counter n output compare C match flag
 - 0 = TCNTn has not matched the OCRnC register since this flag was last cleared.
 - > 1 = TCNTn has matched the OCRnC register.
- OCFnB: Timer/Counter n output compare B match flag
 - > 0 = TCNTn has not matched the OCRnB register since this flag was last cleared.
 - > 1 = TCNTn has matched the OCRnB register.
- OCFnA: Timer/Counter n output compare A match flag
 - > 0 = TCNTn has not matched the OCRnA register since this flag was last cleared.
 - 1 = TCNTn has matched the OCRnA register.
- * TOVn: Timer/Counter n, overflow interrupt flag
 - > 0 = TCNTn has not overflowed since this flag was last cleared.
 - > 1 = TCNTn has overflowed.

Dr. Alsamman

15

14



ENEE 3587

- ❖ ICIEn: Timer/Counter n, input-capture interrupt enable (n = 1,3,4,5)
 - > 0 = Disable Timer/Counter n input-capture interrupt
 - > 1 = Enable Timer/Counter n input-capture interrupt
- ❖ OCIEnC: Timer/Counter n output compare C match interrupt enable
 - > 0 = Disable Timer/Counter n output compare C match interrupt
 - > 1 = Enable Timer/Counter n output compare C match interrupt
- ❖ OCIEnB: Timer/Counter n output compare B match interrupt enable
 - > 0 = Disable Timer/Counter n output compare B match interrupt
 - > 1 = Enable Timer/Counter n output compare B match interrupt
- ❖ OCIEnA: Timer/Counter n output compare A match interrupt enable
 - > 0 = Disable Timer/Counter n output compare A match interrupt
 - > 1 = Enable Timer/Counter n output compare A match interrupt
- ❖ TOIEn: Timer/Counter n, overflow interrupt enable
 - > 0 = Disable Timer/Counter n overflow interrupt
 - 1 = Enable Timer/Counter n overflow interrupt

Dr. Alsamman


ENEE 3587

Fast PWM

- * TCNTn counts BOTTOM to TOP, repeats
 - > Output: OCnA, OCnB, OCnC
- ❖ 8-bit fast PWM: Timer <u>n</u>: <u>n</u>=0,2
 - > BOTTOM: 0
 - > TOP: 0xFF, OCRnA
- ❖ 16-bit fast PWM: Timer <u>n</u>: <u>n</u>=1,3,4,5
 - ➤ BOTTOM: 0
 - > TOP: 0x00FF, 0x01FF, 0x3FF, ICRn, OCRnA
- Can't use OCnA when TOP=OCRnA
- ❖ Can't use ICn when TOP=ICRn

ENEE 3587

Fast PWM: Single Slope



ENEE 3587

Interrupt.h: ISR Symbolic Name

			•		
Interrupt source	Vector no.	ISR name	Interrupt source	Vector no.	ISR name
INT0	2	(INTO_vect)	ADC	30	(ADC_vect)
INT1	3	(INT1_vect)	EE READY	31	(EE_READY_vect)
INT2	4	(INT2_vect)	TIMER3 CAPT	32	(TIMER3_CAPT_vect)
INT3	5	(INT3_vect)	TIMER3 COMPA	33	(TIMER3_COMPA_vect)
INT4	6	(INT4_vect)	TIMER3 COMPB	34	(TIMER3_COMPB_vect)
INT5	7	(INT5_vect)	TIMER3 COMPC	35	(TIMER3_COMPC_vect)
INT6	8	(INT6_vect)	TIMER3 OVF	36	(TIMER3_OVF_vect)
INT7	9	(INT7_vect)	USART1 RX	37	(USART1_RX_vect)
PCINT0	10	(PCINTO_vect)	USART1 UDRE	38	(USART1_UDRE_vect)
PCINT1	11	(PCINT1_vect)	USART1 TX	39	(USART1_TX_vect)
PCINT2	12	(PCINT2_vect)	TWI	40	(TWI_vect)
WDT	13	(WDT_vect)	SPM READY	41	(SPM_READY_vect)
TIMER2 COMPA	14	(TIMER2_COMPA_vect)	TIMER4 CAPT	42	(TIMER4_CAPT_vect)
TIMER2 COMPB	15	(TIMER2_COMPB_vect)	TIMER4 COMPA	43	(TIMER4_COMPA_vect)
TIMER2 OVF	16	(TIMER2_OVF_vect)	TIMER4 COMPB	44	(TIMER4_COMPB_vect)
TIMER1 CAPT	17	(TIMER1_CAPT_vect)	TIMER4 COMPC	45	(TIMER4_COMPC_vect)
TIMER1 COMPA	18	(TIMER1_COMPA_vect)	TIMER4 OVF	46	(TIMER4_OVF_vect)
TIMER1 COMPB	19	(TIMER1_COMPB_vect)	TIMER5 CAPT	47	(TIMER5_CAPT_vect)
TIMER1 COMPC	20	(TIMER1_COMPC_vect)	TIMER5 COMPA	48	(TIMER5_COMPA_vect)
TIMER1 OVF	21	(TIMER1_OVF_vect)	TIMER5 COMPB	49	(TIMER5_COMPB_vect)
TIMERO COMPA	22	(TIMERO_COMPA_vect)	TIMER5 COMPC	50	(TIMER5_COMPC_vect)
TIMERO COMPB	23	(TIMERO_COMPB_vect)	TIMER5 OVF	51	(TIMER5_OVF_vect)
TIMERO OVF	24	(TIMER0_OVF_vect)	USART2 RX	52	(USART2_RX_vect)
SPI STC	25	(SPI_STC_vect)	USART2 UDRE	53	(USART2_UDRE_vect)
USARTO RX	26	(USARTO_RX_vect)	USART2 TX	54	(USART2_TX_vect)
USARTO UDRE	27	(USARTO_UDRE_vect)	USART3 RX	55	(USART3_RX_vect)
USARTO TX	28	(USARTO_TX_vect)	USART3 UDRE	56	(USART3_UDRE_vect)
ANALOG COMP	29	(ANALOG_COMP_vect)	USART3 TX	57	(USART3_TX_vect)
Dr. Alsamman					

19

17

Dr. Alsamman

Dr. Alsamman

20

18