

# Digital to Analog and Analog to Digital

ENEE 3587

Microp

# Digital vs Analog

- ❖ Many systems in the real work are simple analog system
- ❖ MCU doesn't have a Digital to analog conversion (DAC) module.
- ❖ Analog vs Digital signals
  - Analog: continuous time, discontinuous/continuous amplitude
  - Digital: discrete time, discrete amplitude
- ❖ MCU are digital
  - Clock driven systems.
  - Accuracy and speed.
  - Noise protection
- ❖ Many real word systems are analog
  - Many electric/mechanical systems
  - Sensory based systems: temperature, pressure, vision, audio



# 12-bit DAC: DAC8562

## ❖ 12-bit parallel-input Digital to Analog Converter (DAC):

➤ <https://www.analog.com/media/en/technical-documentation/data-sheets/DAC8562.pdf>

## ❖ Pins:

- **DB0-DB11:** Data inputs, DB11 is MSB
- **CE:** Chip Enable. Active low input.
- **CLR:** Active low. Clears DAC register to zero
- **DGND:** Digital ground for input logic.
- **AGND:** Analog Ground reference
- **VOUT:** Voltage output
- **REFOUT:** Nominal (2.5 V) reference



# DAC8562 Specifications


❖  $V_{\text{out}} = \left( \frac{\text{DATA}}{2^{12}-1} \right) V_{\text{ref}} = \left( \frac{\text{DATA}}{4095} \right) V_{\text{ref}}$

➤ DATA = 0x0000 = 0  $\Rightarrow V_{\text{out}} = 0$

➤ DATA = 0x0FFF = 4095  $\Rightarrow V_{\text{out}} = V_{\text{ref}}$

❖  $\text{Data} = \frac{V_{\text{out}}}{V_{\text{ref}}} 4095$

❖ Min SPI Clock:  $2/16\text{MHz} = 125\text{ns}$




Chip Enable Pulse Width  
Data Setup  
Data Hold  
Clear Pulse Width  
Voltage Settling Time

$t_{\text{CEW}}$   
 $t_{\text{DS}}$   
 $t_{\text{DH}}$   
 $t_{\text{CLRW}}$   
 $t_s$

Min	Typ
30 ns	
30 ns	
10 ns	
20 ns	
	16 $\mu\text{s}$

# Interfacing DAC with SPI

- ❖ Use 2x shift registers to send data to
  - Sample time =  $16/\text{SPI CLK}$
  - Nyquist: signal max freq < sampling freq/2
  - $f_{\text{signal}} < f_{\text{SPI}}/32$
- ❖ Shift register 1: QA-QH: D0-D7
- ❖ Shift register 2:
  - QA-QD: D8-D11
  - QE: CE
  - QF: CLR
  - QH: not needed




# ADC

- ❖ Most MCU use successive-approximation ADC
  - Analog difference circuit
  - Needs a HI/LO voltage references:  $V_{RH}$ ,  $V_{RL}$
  - n-bit output: represents  $V_{RL}$  to  $V_{RH}$  in steps of  $(V_{RH} - V_{RL})/2^n$
- ❖ Input signals must be conditioned
  - Current must not exceed ADC max/min
  - Voltage must be within  $V_{RL}$ ,  $V_{RH}$
  - Use resistors, OPAMPs to condition

# OPAMPs


❖ Inverting:

$$V_{OUT} = -\frac{R_f}{R_1} V_{in}$$



❖ Summing:

$$V_{OUT} = -\left(\frac{R_f}{R_1} V_{in} + \frac{R_f}{R_2} V_1\right)$$



# Signal Conditioning


❖ Given analog circuit output is  $-1.2\text{ V} \rightarrow 3.0\text{ V}$  and  $V_{RL}-V_{RH}$  is  $0\text{V} - 5\text{V}$ .  
Condition the signal.

❖ Solution:

- Signal range:  $3 - (-1.2) = 4.2\text{V}$
- Input range is  $5 - 0 = 5\text{V}$
- Scale:  $5/4.2 = 1.5625$ 
  - Convert to a fraction:  
 $5/(42/10) = 50/42 = 25/21$
- Shift:  $0 - (-1.2) = 1.2\text{V}$ 
  - Convert to a fraction:  $12/10 = 6/5$
- Shift up by 1.2 then scale by 1.5625



# OPAMP Conditioning




❖ First, apply shift 1.2V:

- $V_{sh} = 1V$
- $1.2 = 6/5 \Rightarrow R1 = 6, R2 = 5$

❖ Next, apply scale:

- $25/21 \Rightarrow R3 = 21, R4 = 25$

# OPAMP Circuit



$$-\frac{6}{5}1V - \frac{6}{6}V_{in} = -1.2 - V_{in} = V_1$$

$$V_{in} = -1.2V \rightarrow 3V$$

$$\begin{aligned} -1.2 - V_{in} &= -1.2 - (-1.2V \rightarrow 3V) \\ &= -1.2 - 3V \rightarrow 1.2 \end{aligned}$$


$$V_1 = -4.2 \rightarrow 0$$

$$-\frac{25}{21}V_1 = V_{out}$$

$$-\frac{25}{21}(-4.2 \rightarrow 0) = 5V \rightarrow 0$$

# Alternative OPAMP Conditioning

- ❖ Combine scaling and shifting together, followed by inversion.




$$V_{out} = -\frac{R_3}{R_3} \left( -\frac{R_f}{R_2} V_{sh} - \frac{R_f}{R_1} V_{in} \right) = - \left( -\frac{R_f}{R_2} V_{sh} - \frac{R_f}{R_2} V_{in} \right) = \frac{R_f}{R_2} V_{sh} + \frac{R_f}{R_1} V_{in}$$

# Alternative OPAMP Circuit

❖ For -6/5V shift and 25/21 scale:

- $R_f = 6 \cdot 25 = 150$
- $R_1 = 5 \cdot 25 = 125$
- $R_2 = 21 \cdot 6 = 126$ ,  $V_{sh} = -1V$
- $R_3 = 1$



$$V_{out} = \frac{R_f}{R_2} V_{sh} + \frac{R_f}{R_1} V_{in} = \frac{150}{125} (-1V) + \frac{150}{126} V_{in} = -1.2 + \frac{25}{21} V_{in}$$


# ATmega ADC

- ❖ 10-bit ADC, 1024 levels
- ❖ 13 $\mu$ s - 260 $\mu$ s Conversion Time
  - 76.9kSPS to 15kSPS
- ❖ successive approximation method
- ❖ Single-ended: 8 or 16 input channels
  - ADC pins 7:0 connected to Port F pins 7:0,
  - ADC pins 16:8 connected to Port K pins 7:0
  - 0V – VCC
- ❖ Differential A/D: 14 differential input channels
  - 2.7V – VCC
  - 4 channels with optional Gain of 1x, 10x, 200x
- ❖ Vcc selectable: 2.56V or 1.1V

# ADC Registers

❖ ADCH:ADCL	ADC data register high and low
❖ ADCSRA, ADCSRB	ADC Control and Status Register
❖ ADMUX	ADC multiplexer selection register
❖ SPIOR	Special Function I/O Register
❖ DIDR0, DIDR1	Digital Input Disable Registers 0 and 1

# ADCSRA



**ADEN:** ADC enable

1: ADC module enabled

**ADSC:** ADC start conversion

1: starts conversion.

**ADATE:** ADC auto trigger enable

1: conversion on a positive edge of the selected trigger signal.

**ADIF:** ADC interrupt flag

1: ADC conversion completed. Cleared by writing a 1 to it.

**ADIE:** ADC interrupt enable


1 = ADC interrupt enabled

**ADPS2-ADPS0:** ADC prescaler select bits

Divisor of ADC clock.

ADPS2	ADPS1	ADPS0	Prescaler
0	0	0	2
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

# ADCSRB



**ACME:** Analog Comparator Multiplexer Enable

0: ADC uses AIN for negative

1: ADC uses negative input

**MUX5:** Analog channel select bit 5

Combined with MUX4-MUX0 from ADMUX


**ADTS2-ADTS0:** ADC auto trigger source

**ADATE** bit in the **ADCSRA** register is set

ADTS2	ADTS1	ADTS0	Trigger source
0	0	0	Free running mode
0	0	1	Analog comparator
0	1	0	External interrupt request 0
0	1	1	Timer/counter0 compare match A
1	0	0	Timer/counter0 overflow
1	0	1	Timer/counter1 compare match B
1	1	0	Timer/counter1 overflow
1	1	1	Timer/counter1 capture event



# ADMUX



## REFS1:0: Reference selection bits

These two bits select the voltage reference

## ADLAR: ADC left adjust result

0 = ADC result right justified

1 = ADC result left justified


Changing this bit will affect the ADC result register immediately.

## MUX4-MUX0: Analog channel and gain selection bits

The value of these bits select the analog input combination to connect to ADC.

REFS1	REFS0	Voltage reference selection
0	0	AREF, internal VREF turned off
0	1	AVCC with external capacitor at AREF pin
1	0	Internal 1.1 V voltage reference
1	1	Internal 2.56 V voltage reference

# Single-Ended vs Differential Input



# MUX5:0 Single-Ended Input

❖ Data register connected to 1 channel

MUX5:0	Data Register Connected to Channel
000000	ADC0
000001	ADC1
000010	ADC2
000011	ADC3
000100	ADC4
000101	ADC5
000110	ADC6
000111	ADC7
011110	1.1V
011111	0V

MUX5:0	Data Register Connected to Channel
100000	ADC8
100001	ADC9
100010	ADC10
100011	ADC11
100100	ADC12
100101	ADC13
100110	ADC14
100111	ADC15


# MUX5:0 Differential Input

- ❖ Data register contains the difference between 2 a positive and a negative
  - Positive can be any channel
  - For ADC7:0, negative can be ADC0, ADC1, ADC2
  - For ADC15:8, negative can be ADC8, ADC9, ADC10
  - Don't choose the same channel as positive and negative
  - Gain can be 1x, 10x, 200x


MUX5:0	Positive differential input	Negative differential input	Gain
001000 <sup>(1)</sup>	ADC0	ADC0	10
001001 <sup>(1)</sup>	ADC1	ADC0	10
001010 <sup>(1)</sup>	ADC0	ADC0	200
001011 <sup>(1)</sup>	ADC1	ADC0	200
001100 <sup>(1)</sup>	ADC2	ADC2	10
001101 <sup>(1)</sup>	ADC3	ADC2	10
001110 <sup>(1)</sup>	ADC2	ADC2	200
001111 <sup>(1)</sup>	ADC3	ADC2	200
010000	ADC0	ADC1	1
010001	ADC1	ADC1	1
010010	ADC2	ADC1	1
010011	ADC3	ADC1	1
010100	ADC4	ADC1	1
010101	ADC5	ADC1	1
010110	ADC6	ADC1	1
010111	ADC7	ADC1	1
011000	ADC0	ADC2	1
011001	ADC1	ADC2	1
011010	ADC2	ADC2	1
011011	ADC3	ADC2	1
011100	ADC4	ADC2	1
011101	ADC5	ADC2	1

MUX5:0	Positive differential input	Negative differential input	Gain
101000 <sup>(1)</sup>	ADC8	ADC8	10
101001 <sup>(1)</sup>	ADC9	ADC8	10
101010 <sup>(1)</sup>	ADC8	ADC8	200
101011 <sup>(1)</sup>	ADC9	ADC8	200
101100 <sup>(1)</sup>	ADC10	ADC10	10
101101 <sup>(1)</sup>	ADC11	ADC10	10
101110 <sup>(1)</sup>	ADC10	ADC10	200
101111 <sup>(1)</sup>	ADC11	ADC10	200
110000	ADC8	ADC9	1
110001	ADC9	ADC9	1
110010	ADC10	ADC9	1
110011	ADC11	ADC9	1
110100	ADC12	ADC9	1
110101	ADC13	ADC9	1
110110	ADC14	ADC9	1
110111	ADC15	ADC9	1
111000	ADC8	ADC10	1
111001	ADC9	ADC10	1
111010	ADC10	ADC10	1
111011	ADC11	ADC10	1
111100	ADC12	ADC10	1
111101	ADC13	ADC10	1

# DIDR0, DIDR1



(a) Digital input disable register 0 (DIDR0)



(b) Digital input disable register 1 (DIDR1)

## ❖ Digital input disable

- 0 = Digital input enabled
- 1 = Digital input disabled.

## ❖ Disable digital input buffer to reduce power consumption.

# Conversion Values and Times

## ❖ Conversion value:

$$ADC = \frac{V_{in}}{V_{Ref}} 1024$$

$$ADC = \frac{V_{POS} - V_{NEG}}{V_{Ref}} 512 \times \text{Gain}$$

## ❖ Conversion time

Condition	Sample and hold (cycles from start of conversion)	Conversion time (cycles)
First conversion	13.5	25
Normal conversions, single ended	1.5	13
Auto triggered conversions	2	13.5
Normal conversions, differential	1.5/2.5	13/14

# ADC Setup: Polling for 1 Conversion

## 1. Configure:

- PORT pin for input
- Enable ADC module:
- Select conversion speed based on application:
- Select Vref We use the REFS1:0:

ADCSRA = 0b**1**-----

ADCSRA = 0b----**XXX**

ADMUX = 0b**XX**-----

## 2. Select input channel,

- MUX4:0:
- MUX5:

ADMUX = 0b---**XXXXX**

ADCSRB = 0b----**X**---

## 3. Activate conversion:



ADCSRA = 0b-**1**-----

## 4. Wait for the conversion to complete:

while(!(ADCSRA==0x**10**))

## 5. Read the ADCL, ADCH

- read ADCL before ADCH
- Right justified:  $\text{value} = (\text{int})\text{ADCL} + (\text{int})\text{ADCH} \times 256$
- Left justified:  $\text{value} = (\text{int})\text{ADCL} / 128 + (\text{int})\text{ADCH} \times 4$



ADCH

ADCL



# Coding Example

- ❖ Read signal connected to ADC0 pin. Assume  $AVCC = VCC = 5V$  and  $f_{OSC} = 16 \text{ MHz}$ . The signal can vary from 0 V to 5 V.

```
DDRF &= 0xFE;    // ADC0 connected to Port F pin 0
ADCSRA = 0x87;   // enable ADC, disable auto-trigger, clock=125 kHz
ADMUX = 0x40;    // AVCC as reference voltage, ADC0, right justified
ADCSRB = 0;      // single-ended channel
DIDR0 = 0xFE;    // disable digital bufs for all except ADC0 input
DIDR1 = 0xFF;
```

```
ADCSRA |= 0x40;           // start an A/D conversion
while(!(ADCSRA & 0x10));  // wait for A/D conversion to complete
ADCSRA |= 0x10;           // clear ADIF flag
temp = (int)ADCL + (int)(ADCH*256); // combine the upper and lower
```