

# Universal Synchronous Asynchronous Receiver Transmitter

ENEE 3587

Microp Interfacing

# Parallel vs Serial Connections

- ❖ Digital connections are multi-bit (n-bit) connections (aka bus connections)
- ❖ Parallel connection: physical pin is needed for each bit
  - Advantage: fast
  - Disadvantage: cost, power consumption, space restrictions
- ❖ Serial connection: few pins for bus connections
  - Convert the n-bits into a sequence of bits in time
  - Advantage: reduced cost, power consumption, space optimized
  - Disadvantage: latency (delay) conversion to/from sequence
  - Speed vs Cost/Power
  - Most MCU apps don't have a high speed needs but have cost/power/space restrictions

# RS-232

- ❖ Developed in early 1960s by Electronic Industries Association (EIA)
- ❖ Renamed EIA232 in 1992
- ❖ Slow but is very widely supported
  - PC manufacturers seem to have dropped serial comm opting for USB.
- ❖ Standard covers:
  - Electrical spec: voltage chars, rise/fall time signals, data rates, distance of comm
  - Functional spec: signal functions
  - Mechanical spec: pins, shape and dimensions of the connectors
    - 2 types of connectors: 9-pins (widely used); 25-pins
  - Procedural specs: sequence of events for data transmission and reception

# Universal Synchronous Asynchronous Receiver Transmitter (USART)

- ❖ Asynchronous vs asynchronous:
  - Asynchronous: clock is not transmitted (long distances)
  - Synchronous: clock is transmitted (SPI)
- ❖ Asynchronous data format:
  - Start bit – 5/6/7/8/9 data bits – parity bit – 1/2 stop bits
  - Idle state: High
  - Start bit: low
    - Sampled 16x the transmission speed
  - 7/8 data bits: common ASCII needs only 7 bits
    - NRZ transmission
  - Parity: optional error detection
  - Stop bits: framing


# Transmission Errors

- ❖ Framing error: detected by the absence of the stop bit.
  - Indicates a synchronization problem, faulty transmission, or a break condition.
  - Break: transmission/reception of a logic 0 for one frame or more.
- ❖ Receiver overrun: receiver is not ready to receive more data
  - Receiver register(s) are full and have not been completely read.
- ❖ Parity error:
  - Odd number of bits have changed value
  - Can't detect even number of bits

# USART Module

## ❖ 3 components:

- Clock generation (XCLK)
  - Syncing the 2 sides of the communication
- Transmission (TxD)
  - Shifting out data
  - Adding start/stop/parity bits
  - Clock used for shifting
- Reception (RxD)
  - Shifting the data
  - Detecting start/stop/parity bits
  - Clock used for detection



# Mega USART pins

- ❖ Each USART module has 3 pins:
  - Transmission (TX), Receiver (RX), Transmission clock (XCLK)
- ❖ USART0:
  - RXD0: PE0, TXD0: PE1, XCK0: PE2
- ❖ USART1:
  - RXD1: PD2, TXD1: PD3, XCK1: PD5
- ❖ USART2:
  - RXD2: PH0, TXD2: PH1, XCK2: PH2
- ❖ USART3:
  - RXD3: PJ0, TXD3: PJ1, XCK3: PJ2

# ATmega USART<sub>n</sub> Registers

- ❖ **n** = 0,1,2,3
- ❖ UBRR<sub>n</sub>: 16-bit USART<sub>n</sub> baud rate register made up of UBRR<sub>n</sub>H, UBRR<sub>n</sub>L
- ❖ UCSR<sub>n</sub>A: USART<sub>n</sub> control status register A
- ❖ UCSR<sub>n</sub>B: USART<sub>n</sub> control status register B
- ❖ UCSR<sub>n</sub>C: USART<sub>n</sub> control status register C
- ❖ UDR<sub>n</sub>: USART<sub>n</sub> data register



# Baud Rate Generation

## ❖ Baud units that measure symbols

- If the signal represents 1 bit (2 symbols = Hi or LO) only then bit rate = baud rate

## ❖ Baud rate depends on mode, baud rate register (UBRR<sub>n</sub>), and clk<sub>IO</sub>

## ❖ Operational modes:

- Asynchronous normal mode (U2X<sub>n</sub> = 0): baud < 16\* clk<sub>IO</sub>

$$UBRR_n = \frac{f_{clkIO}}{16 \times \text{Baud}} - 1$$


- Asynchronous double speed mode (U2X<sub>n</sub> = 1): baud < 8\* clk<sub>IO</sub>

$$UBRR_n = \frac{f_{clkIO}}{8 \times \text{Baud}} - 1$$

- Synchronous master mode: baud < 2\* clk<sub>IO</sub>

$$UBRR_n = \frac{f_{clkIO}}{2 \times \text{Baud}} - 1$$

# UCSR<sub>n</sub>A



**RXC<sub>n</sub>**: USART receive complete

0 = Receive buffer is empty.

1 = There are unread data in the receive buffer.

**TXC<sub>n</sub>**: USART transmit complete

0 = There is still data in either the transmit data register or shift register.

1 = There is no data in transmit buffer. Cleared when the corresponding interrupt service routine is entered.

**UDREN**: USART data register empty

0 = Transmit buffer (UDR<sub>n</sub>) is not empty.

1 = The transmit buffer is empty and ready to accept new data.

**FE<sub>n</sub>**: Framing error

1: receive buffer had a frame error when received (stop bit is 0). This bit is valid until the receive buffer (UDR<sub>n</sub>) is read.

**DOR<sub>n</sub>**: Data overrun

1 = Data overrun condition has occurred. This bit will be cleared when the UDR<sub>n</sub> register is read.

**UPEN**: USART parity error

1 = received character had a parity error. Parity checking must be enabled.


**U2X<sub>n</sub>**: Double the USART transmission speed

0=16x speed, 1= 8x speed

**MPCM<sub>n</sub>**: Multi-processor communication mode

1 = Multiprocessor communication mode is enabled.

# UCSR<sub>n</sub>B



**RXCIE<sub>n</sub>**: Receive complete interrupt enable

0 = RXC<sub>n</sub> flag interrupt disabled

1 = RXC<sub>n</sub> flag interrupt enabled

**TXCIE<sub>n</sub>**: transmit complete interrupt enable

0 = TXC<sub>n</sub> flag interrupt disabled

1 = TXC<sub>n</sub> flag interrupt enabled

**UDRIE<sub>n</sub>**: USART data register empty interrupt enable n

0 = UDRE<sub>n</sub> flag interrupt disabled

1 = UDRE<sub>n</sub> flag interrupt enabled

**RXEN<sub>n</sub>**: Receiver enable n

Writing this bit to 1 enables USART receiver.

**TXEN<sub>n</sub>**: Transmitter enable n

Writing this bit to 1 enables the USART transmitter.

Writing this bit to 0 will not disable transmitter until ongoing and pending transmissions are completed.

**UCSZ<sub>n2</sub>**: Character size bit 2

This bit combined with the UCSZ<sub>n1:0</sub> (UCSR<sub>n</sub>C) sets the number of data bits in a frame

**RXB8<sub>n</sub>**: Receive data bit 8 n

ninth data bit of received character. Must be read before the lower 8 bits.

**TXB8<sub>n</sub>**: Transmit data bit 8 n

ninth data bit of transmitted character. Must be written before the lower 8 bits.

# UCSR<sub>n</sub>C

## ❖ UMSEL<sub>n</sub>1:0: USART mode select

- 00 = Asynchronous USART<sub>n</sub>
- 01 = Synchronous USART<sub>n</sub>
- 10 = Reserved
- 11 = Master SPI (MSPIM)

## ❖ UPM<sub>n</sub>1:0: Parity mode

- 00 = Disabled
- 01 = Reserved
- 10 = Enabled, even parity
- 11 = Enabled, odd parity


## ❖ USBS<sub>n</sub>: Stop bit select

- 0 = 1 stop bit
- 1 = 2 stop bits

## ❖ UCSZ<sub>n</sub>1:0: Character size bits ; with UCSZ<sub>n</sub>2 (UCSR<sub>n</sub>B)

## ❖ UCPOL<sub>n</sub>: Clock polarity (used in synchronous mode only)

- 0 = Transmitted data on the rising edge of XCK<sub>n</sub>; received data on the falling edge
- 1 = Transmitted data on the falling edge of XCK<sub>n</sub>; received data on the rising edge



UCSZ <sub>n</sub> 2	UCSZ <sub>n</sub> 1	UCSZ <sub>n</sub> 0	Character Size
0	0	0	5-bit
0	0	1	6-bit
0	1	0	7-bit
0	1	1	8-bit
1	1	1	9-bit
4,5,6 reserved			

# USART Operation: Setup

- ❖ Setup: Based on application specifications and solution algorithm:
  - Set direction on pins associated with USART
  - UBBR: baud rate
  - UCSRA: transmission speed (8x,16x); multi-processor enable.
  - UCSRB: receiver, transmission enable; interrupt enable; frame size
  - UCSRC: mode, parity, frame size, clock polarity

# USART Operation: Transmission

❖ Write data to be transmitted to UDR<sub>n</sub>

❖ Flags:

- UDRE<sub>n</sub> = 1      (UCSR<sub>n</sub>A = 0x10)      => UDR<sub>n</sub> is ready for data load
- TXC<sub>n</sub> = 1      (UCSR<sub>n</sub>A = 0x40)      => transmission complete
- Reading/writing in UDR<sub>n</sub> clears flags

❖ Polling method:

```
while(!(UCSR0A & 0x10)); // wait for empty buffer
UDR0 = data;             // data to be transmitted
```

❖ Interrupt method:

```
ISR (USART0_UDRE_vect)
{
    UDR0 = data; } // data to be transmitted
```

# USART Operation: Reception

❖ Read data received from UDR<sub>n</sub>

❖ Flags:

- RXC<sub>n</sub> (UCSR<sub>n</sub>A = 0x80) => There are unread data in the receive buffer
- FE<sub>n</sub> (UCSR<sub>n</sub>A = 0x01) => Framing error
- DOR<sub>n</sub> (UCSR<sub>n</sub>A = 0x08) => receiver overrun error
- UPE<sub>n</sub> (UCSR<sub>n</sub>A = 0x04) => parity error

❖ Polling method:

```
while(!(UCSR0A & 0x80)); // wait for empty buffer
data = UDR0;             // data to be transmitted
```

❖ Interrupt method:

```
ISR (USART0_RX_vect)
{
    data = UDR0; } // data to be transmitted
```

# Coding Example 1

❖ Initialize the USART1 module with the following specs:

- 8 data bits, 1 stop bit, no parity
- 19,200 baud rate (16x speed)
- Transmission and reception enabled
- Multiprocessor mode disabled
- Normal asynchronous mode operation
- Polling method
- Assuming that  $\text{clk}_{\text{IO}} = 16 \text{ MHz}$

```

DDRD      = 0x08;           // PD2 = TX, PD3 = RX USART1
UBRR1     = 51;             // 16M/19200/16 - 1 = 51.08
UCSR1A    = 0;              // 16x as divider
UCSR1B    = 0x18;           // enable TX, RX, 8-bit data
UCSR1C    = 0x06;           // asynchronous, no parity, 1 stop bit
    
```



## Coding Example 2

- ❖ Write a function that uses polling method to transmit an 8-bit array on USART1:

```
void putcUSART1 (char data)
{
    while(!(UCSR1A & 0x20)); // wait for empty transmit buffer
    UDR1 = data;
}
```

```
void putsUSART1(char *ptr)
{
    while(*ptr)
    {
        putcUSART1(*ptr);
        ptr++;
    }
}
```

## Coding Example 3

- ❖ Write a function that uses polling method to receive an 8-bit array on USART1. The reception terminates when a 0 is received:

```
char getcUSART1 (void)
{  while(!(UCSR1A & 0x80));  // wait for TX to be complete
   return UDR1;
}
```

```
void getsUSART1(unsigned char *ptr)
{  do
    {      *ptr = getcUSART1();
          ptr++;
    }
    while(*(ptr-1));
}
```

# n-bits TX/RX

- ❖  $5 \leq n \leq 9$
- ❖  $n < 9$ : byte data transmissions
- ❖  $n = 9$ : byte + 1
  - TX: 9<sup>th</sup> bit in UCSRnB bit 0
  - RX: 9<sup>th</sup> bit in UCSRnB bit 1
  - 9<sup>th</sup> bit must be read/written first
    - Before remaining bits

## Coding Example 4

❖ Write a function to receive 9-bit using polling on the USART1:

```
unsigned int getc9USART1(void)
{
    unsigned hi, lo;
    while(!(UCSR1A & 0x80));           // wait for data to be received
    hi = (UCSR1B & 0x02)>>1;           // read 9th bit UCSR1B bit 1
    lo = UDR1;                          // remaining 8 bits
    return (((unsigned int)hi*256) + (unsigned int)loByte); //int val
}
```