

8-bit vs 16-bit Timers

- ❖ 2x8-bit Timer 0,1
- ❖ 8-bit counter
- ❖ 2 output compares per timer
 - OCA, OCB
- ❖ PWM per timer
 - Fast, Phase correct
- ❖ 4x16-bit Timers 1,3,4,5
- ❖ 16-bit counter: higher delay times
- ❖ 3 output compares per timer
 - OCA, OCB, OCC
- ❖ PWM per timer
 - fast, phase correct, freq&phase correct
- ❖ 1 input capture per timer
 - ICP

Pins

Pin Name	OC/IC	Mapped
PB7	OC0A/OC1C	Digital pin 13 PWM
PG5	OC0B	Digital pin 4 PWM
PB5	OC1A	Digital pin 11 PWM
PB6	OC1B	Digital pin 12 PWM
PB7	OC1C/OC0A	Digital pin 13 PWM
PD4	ICP1	No pin connection
PB4	OC2A	Digital pin 10 PWM
PH6	OC2B	Digital pin 9 PWM
PE3	OC3A	Digital pin 5 PWM
PE4	OC3B	Digital pin 2 PWM
PE5	OC3C	Digital pin 3 PWM
PE7	ICP3	No pin connection
PH3	OC4A	Digital pin 6 PWM
PH4	OC4B	Digital pin 7 PWM
PH5	OC4C	Digital pin 8 PWM
PL0	ICP4	Digital pin 49
PL3	OC5A	Digital pin 46 PWM
PL4	OC5B	Digital pin 45 PWM
PL5	OC5C	Digital pin 44 PWM
PL1	ICP5	Digital pin 48

8-bit Timer Registers


- ❖ Timer n = 0,2
- ❖ Registers:
 - TCNTn: 8-bit counter register
 - TCCRnA: timer/counter control register A
 - TCCRnB: timer/counter control register B
 - ASSR: timer asynchronous status register
 - OCRnA: output compare register A
 - OCR0B: output compare register B
 - TIMSKn: timer counter interrupt mask register
 - TIFRn: timer counter interrupt flag register

8-bit Timer: TCCRnA

7	6	5	4	3	2	1	0	Reset value = 0x00
COMnA1	COMnA0	COMnB1	COMnB0	—	—	WGMn1	WGMn0	
R/W	R/W	R/W	R/W	R	R	R/W	R/W	

- ❖ **COMnA1:COMnA0**: Compare match output mode A (n = timer 0 or 2)
 - Controls behavior of output
- ❖ **COMnB1:COMnB0**: Compare match output mode B (n = timer 0 or 2)
- ❖ **WGMn1:0**: Waveform generation mode bits
 - Helps control the counting sequence,
 - source for maximum (TOP) counter value,
 - type of waveform generation,
 - modes of operation

8-bit Timer: TCCR0B



- ❖ **FOC0A**: Force output compare A
 - Force a change in output when a 1 is written to this bit (non-PWM mode)
 - No interrupt will be generated.
 - This bit is read as 0.
- ❖ **FOC0B**: Force output compare B
- ❖ **WGM02**: Waveform generation mode bit 2
- ❖ **CS02-CS00**: Clock select
 - 000: No clock source (Timer/Counter stops)
 - 001: clkI/O (no prescaling)
 - 010: clkI/O /8 (from prescaler)
 - 011: clkI/O /64 (from prescaler)
 - 100: clkI/O /256 (from prescaler)
 - 101: clkI/O /1024 (from prescaler)
 - 110: External clock source on T0 pin. Clock on falling edge
 - 111: External clock source on T0 pin. Clock on rising edge

8-bit Timer Modes (TCCR)

- ❖ Normal operation: no output compare
 - Typically used for creating variable time delays
 - OC Mode: Generating binary output at specific counts
- ❖ CTC: Clear time on compare
 - Typically used for creating periodic time delays/functions
- ❖ PWM Mode: Pulse-width modulation
 - Fast PWM: high frequency PWM
 - Phase-correct PWM: high resolution PWM

Mode	WGM2	WGM1	WGM0	Timer/Counter mode of operation	TOP	Update of OCRx at	TOV flag set on ⁽¹⁾⁽²⁾
0	0	0	0	Normal	0xFF	immediate	MAX
1	0	0	1	PWM, phase correct	0xFF	TOP	BOTTOM
2	0	1	0	CTC	OCRnA	immediate	MAX
3	0	1	1	Fast PWM	0xFF	TOP	MAX
4	1	0	0	Reserved	—	—	—
5	1	0	1	PWM, phase correct	OCRnA	TOP	BOTTOM
6	1	1	0	Reserved	—	—	—
7	1	1	1	Fast PWM	OCRnA	BOTTOM	TOP

Notes: 1. MAX = 0xFF.
2. BOTTOM = 0x00.

8-bit TCCR_nA : COM_{nx}1:COM_{nx}2

- ❖ n = 0 or 2
- ❖ x = A or B

Compare match output behavior in **non-PWM** mode (8-bit timer)

COMnx1	COMnx0	Description
0	0	Normal PORT operation, OCnx flip-flop disconnected from OCnx pin
0	1	Toggle OCnx signal on compare match
1	0	Clear OCnx signal on compare match
1	1	Set OCnx signal on compare match

Compare match output behavior in **Fast-PWM** mode (WGMn2:0 = 011, TOP = 0xFF)

COMnx1	COMnx0	Description
0	0	Normal PORT operation, OCnx flip-flop disconnected from OCnx pin
0	1	Normal PORT operation, OCnA flip-flop disconnected from OCnA pin
1	0	Clear OCnx signal on compare match, set OCnx at BOTTOM (non-inverting mode)
1	1	Set OCnx signal on compare match, clear OCnx at BOTTOM (inverting mode)

Note: 1. This option is not available for OCnB (n = 0 or 2) module.

Compare match output behavior in **Fast-PWM** mode (WGMn2:0 = 111, TOP = OCRnA)

COMnx1	COMnx0	Description
0	0	Normal PORT operation, OCnx flip-flop disconnected from OCnx pin
0	1	Toggle OCnA on compare match
1	0	Set OCnx at BOTTOM (non-inverting mode)
1	1	Clear OCnx at BOTTOM (inverting mode)


Note: 1. This option is not available for OCnB (n = 0 or 2) module.

Compare match output behavior in **Phase-Correct-PWM** mode¹ (8-bit timer)

COMnx1	COMnx0	Description
0	0	Normal PORT operation, OCnx flip-flop disconnected from OCnx pin
0	1	WGMn2:0: normal PORT operation, OCnA flip-flop disconnected from OCnA pin
1	0	WGMn2:1: Toggle OCnA on compare match
1	0	Clear OCnx flip-flop on compare match during up-counting
1	0	Set OCnx flip-flop on compare match during down-counting
1	1	Set OCnx flip-flop on compare match during up-counting
1	1	Clear OCnx flip-flop on compare match during down-counting

Notes: 1. A special case occurs when OCRnx equals TOP and COMnx1 is set to 1. In this case, the compare match is ignored, but the set or clear is done at the IUP.
2. This option is not available for OCnB (n = 0 or 2) module.

8-bit Timer: TIFR0,2



- ❖ **OCFnB**: Timer/Counter n output compare match B flag (n=0 or 2)
 - 0 = Compare match between TCNT_n and OCR_{nB} did not occur.
 - 1 = Compare match between TCNT_n and OCR_{nB} has occurred.
- ❖ **OCFnA**: Timer/Counter n output compare match A flag
 - 0 = Compare match between TCNT_n and OCR_{nA} did not occur.
 - 1 = Compare match between TCNT_n and OCR_{nA} has occurred.
- ❖ **TOVn**: Timer/Counter n overflow interrupt enable
 - 0 = TCNT_n hasn't overflowed since this flag was last cleared.
 - 1 = TCNT_n has overflowed since this flag was last cleared.
- ❖ To clear flags write a 1 into the flag

8-bit Timer: TIMSK0,2

7	6	5	4	3	2	1	0	Reset value = 0x00
—	—	—	—	—	OCIE _n B	OCIE _n A	TOIE _n	
R	R	R	R	R	R/W	R/W	R/W	

- ❖ **OCIE_nB**: Timer/Counter n output compare match B interrupt enable (**n** = 0 or 2)
 - 0 = Disable the OC_nB match interrupt
 - 1 = Enable the OC_nB match interrupt
- ❖ **OCIE_nA**: Timer/Counter n output compare match A interrupt enable (**n** = 0 or 2)
 - 0 = Disable the OC_nA match interrupt
 - 1 = Enable the OC_nA match interrupt
- ❖ **TOIE_n**: Timer/Counter n overflow interrupt enable (**n** = 0 or 2)
 - 0 = Disable Timer/Counter n overflow interrupt
 - 1 = Enable Timer/Counter n overflow interrupt

16-bit Timer Registers

- ❖ Timer **n** = 1,3,4,5
- ❖ Registers:
 - TCNT_nH/TCNT_nL: High and Low 16-bit counter registers (8-bit each)
 - TCCR_nA: timer/counter control register A
 - TCCR_nB: timer/counter control register B
 - TCCR_nC: timer/counter control register C
 - OCR_nAH, OCR_nAL: High and Low output compare register A
 - OCR_nBH, OCR_nBL: High and Low output compare register B
 - OCR_nCH, OCR_nCL: High and Low output compare register C
 - ICR_nH, ICR_nL: High and Low input capture register
 - TIMSK_n: timer counter interrupt mask register
 - TIFR_n: timer counter interrupt flag register

16-bit : TCCR1A, TCCR3A, TCCR4A, TCCR5A,

7	6	5	4	3	2	1	0	Reset value = 0x00
COM _n A1	COM _n A0	COM _n B1	COM _n B0	COM _n C1	COM _n C0	WGM _n 1	WGM _n 0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

- ❖ **COM_nA1:0**: Compare output mode for channel A (**n** = 1, 3, 4, or 5)
- ❖ **COM_nB1:0**: Compare output mode for channel B
- ❖ **COM_nC1:0**: Compare output mode for channel C
 - Controls the compare match behavior.
- ❖ **WGM_n1:0**: Waveform generation mode bits
 - Helps control the counting sequence,
 - source for maximum (TOP) counter value,
 - type of waveform generation,
 - modes of operation

16-bit: TCCR1B, TCCR3B, TCCR4B, TCCR5B

7	6	5	4	3	2	1	0	Reset value = 0x00
ICNC _n	ICES _n	—	WGM _n 3	WGM _n 2	CS _n 2	CS _n 1	CS _n 0	
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	

- ❖ **ICNC_n**: Input-capture noise canceler (**n** = 1,3,4,5)
 - 0 = Disable input-capture noise canceler.
 - 1 = Enable input-capture noise canceler.
- ❖ **ICES_n**: Input-capture edge select
 - 0 = Falling edge triggers input capture.
 - 1 = Rising edge triggers input capture.
 - (If ICR_n is used as TOP value, then the ICP_n is disconnected and input capture is disabled).
- ❖ **WGM_n3:2**: Waveform generation mode bits 3 and 2
- ❖ **CS_n2-CS_n0**: Clock select
 - 000 = No clock source (Timer/Counter stopped)
 - 001 = clk_{I/O} (no prescaling)
 - 010 = clk_{I/O} /8 (from prescaler)
 - 011 = clk_{I/O} /64 (from prescaler)
 - 100 = clk_{I/O} /256 (from prescaler)
 - 101 = clk_{I/O} /1024 (from prescaler)
 - 110 = External clock source on T_n pin. Clock on falling edge
 - 111 = External clock source on T_n pin. Clock on rising edge

16-bit Timer Modes

Mode	WGMn3	WGMn2	WGMn1	WGMn0	Timer/Counter mode of operation	TOP	Update of OCRx at	TOV flag set on
0	0	0	0	0	Normal	0xFFFF	Immediate	MAX
1	0	0	0	1	PWM, phase correct, 8-bit	0x00FF	TOP	BOTTOM
2	0	0	1	0	PWM, phase correct, 9-bit	0x01FF	TOP	BOTTOM
3	0	0	1	1	PWM, phase correct, 10-bit	0x03FF	TOP	BOTTOM
4	0	1	0	0	CTC	OCRnA	Immediate	MAX
5	0	1	0	1	Fast PWM, 8-bit	0x00FF	BOTTOM	TOP
6	0	1	1	0	Fast PWM, 9-bit	0x01FF	BOTTOM	TOP
7	0	1	1	1	Fast PWM, 10-bit	0x03FF	BOTTOM	TOP
8	1	0	0	0	PWM, phase and frequency correct	ICRn	BOTTOM	BOTTOM
9	1	0	0	1	PWM, phase and frequency correct	OCRnA	BOTTOM	BOTTOM
10	1	0	1	0	PWM, phase correct	ICRn	TOP	BOTTOM
11	1	0	1	1	PWM, phase correct	OCRnA	TOP	BOTTOM
12	1	1	0	0	CTC	ICRn	Immediate	MAX
13	1	1	0	1	(Reserved)	—	—	—
14	1	1	1	0	Fast PWM	ICRn	BOTTOM	TOP
15	1	1	1	1	Fast PWM	OCRnA	BOTTOM	TOP

16-bit TCCR_nA : COM_nx1, COM_nx2

❖ n = 1,3,4,5

❖ x = A,B,C

Compare match output behavior in **non-PWM** mode (16-bit timer)

COMnx1	COMnx0	Description
0	0	Normal PORT operation, OCnA/OCnB/OCnC disconnected
0	1	Toggle OCnA/OCnB/OCnC on compare match
1	0	Clear OCnA/OCnB/OCnC (pull low) on compare match
1	1	Set OCnA/OCnB/OCnC (pull high) on compare match

Compare match output behavior in **Fast-PWM** mode (16-bit timer)

COMnx1	COMnx0	Description
0	0	Normal PORT operation, OCnA/OCnB/OCnC disconnected
0	1	WGMn 3:0 = 14 or 15: toggle OCnA on compare match, OCnB and OCnC disconnected (normal PORT operation). For all other PWM WGMn settings, normal PORT operation, OCnA/OCnB/OCnC disconnected.
1	0	Clear OCnA/OCnB/OCnC (pull low) on compare match, set OCnA/OCnB/OCnC at BOTTOM (non-inverting mode)
1	1	Set OCnA/OCnB/OCnC (pull high) on compare match, clear OCnA/OCnB/OCnC at BOTTOM (inverting mode)

Compare output mode, **Phase Correct** and **Phase-and-Frequency-Correct PWM** mode (16-bit)

COMnx1	COMnx0	Description
0	0	Normal PORT operation, OCnA/OCnB/OCnC disconnected
0	1	WGMn 3:0 = 9 or 11: toggle OCnA on compare match, OCnB and OCnC disconnected (normal PORT operation). For all other PWM WGMn settings, normal PORT operation, OCnA/OCnB/OCnC disconnected.
1	0	Clear OCnA/OCnB/OCnC (pull low) on compare match when up-counting, set OCnA/OCnB/OCnC on compare match when down-counting
1	1	Set OCnA/OCnB/OCnC (pull high) on compare match when up-counting. Clear OCnA/OCnB/OCnC on compare match when down-counting.

16-bit : TCCR1C, TCCR3C TCCR4C, TCCR5C

7	6	5	4	3	2	1	0	Reset value = 0x00
FOCnA	FOCnB	FOCnC	—	—	—	—	—	
R/W	R/W	R/W	R	R	R	R	R	

- ❖ **FOC_nA**: Force output compare for channel A (n= 1,3,4,5)
- ❖ **FOC_nB**: Force output compare for channel B
- ❖ **FOC_nC**: Force output compare for channel C
 - These bits are active only when WGMn3:0 bits specify a non-PWM mode.
 - FOC_nA/FOC_nB/FOC_nC = 1 => OCnA/OCnB/OCnC output is changed

16-bit: TIFR_n

7	6	5	4	3	2	1	0	Reset value = 0x00
—	—	ICFn	—	OCFnC	OCFnB	OCFnA	TOVn	
R	R	R/W	R	R/W	R/W	R/W	R/W	


- ❖ **ICF_n**: Timer/Counter n, input-capture flag (n = 1,3,4,5)
 - 0 = No capture event occurred on the ICPn pin.
 - 1 = A capture event has occurred on the ICPn pin.
- ❖ **OCF_nC**: Timer/Counter n output compare C match flag
 - 0 = TCNTn has not matched the OCRnC register since this flag was last cleared.
 - 1 = TCNTn has matched the OCRnC register.
- ❖ **OCF_nB**: Timer/Counter n output compare B match flag
 - 0 = TCNTn has not matched the OCRnB register since this flag was last cleared.
 - 1 = TCNTn has matched the OCRnB register.
- ❖ **OCF_nA**: Timer/Counter n output compare A match flag
 - 0 = TCNTn has not matched the OCRnA register since this flag was last cleared.
 - 1 = TCNTn has matched the OCRnA register.
- ❖ **TOV_n**: Timer/Counter n, overflow interrupt flag
 - 0 = TCNTn has not overflowed since this flag was last cleared.
 - 1 = TCNTn has overflowed.

16-bit: TIMSK1,3,4,5

7	6	5	4	3	2	1	0	Reset val = 0x00
—	—	ICIE _n	—	OCIE _{nC}	OCIE _{nB}	OCIE _{nA}	TOIE _n	
R	R	R/W	R	R/W	R/W	R/W	R/W	

- ❖ **ICIE_n**: Timer/Counter n, input-capture interrupt enable (**n** = 1,3,4,5)
 - 0 = Disable Timer/Counter n input-capture interrupt
 - 1 = Enable Timer/Counter n input-capture interrupt
- ❖ **OCIE_{nC}**: Timer/Counter n output compare C match interrupt enable
 - 0 = Disable Timer/Counter n output compare C match interrupt
 - 1 = Enable Timer/Counter n output compare C match interrupt
- ❖ **OCIE_{nB}**: Timer/Counter n output compare B match interrupt enable
 - 0 = Disable Timer/Counter n output compare B match interrupt
 - 1 = Enable Timer/Counter n output compare B match interrupt
- ❖ **OCIE_{nA}**: Timer/Counter n output compare A match interrupt enable
 - 0 = Disable Timer/Counter n output compare A match interrupt
 - 1 = Enable Timer/Counter n output compare A match interrupt
- ❖ **TOIE_n**: Timer/Counter n, overflow interrupt enable
 - 0 = Disable Timer/Counter n overflow interrupt
 - 1 = Enable Timer/Counter n overflow interrupt

Fast PWM: Single Slope



Fast PWM

- ❖ TCNT_n counts BOTTOM to TOP, repeats
 - Output: OC_{nA}, OC_{nB}, OC_{nC}
- ❖ 8-bit fast PWM: Timer **n**: **n**=0,2
 - BOTTOM: 0
 - TOP: 0xFF, OCR_{nA}
- ❖ 16-bit fast PWM: Timer **n**: **n**=1,3,4,5
 - BOTTOM: 0
 - TOP: 0x00FF, 0x01FF, 0x3FFF, ICR_n, OCR_{nA}
- ❖ Can't use OC_{nA} when TOP=OCR_{nA}
- ❖ Can't use IC_n when TOP=ICR_n

Interrupt.h: ISR Symbolic Name

Interrupt source	Vector no.	ISR name	Interrupt source	Vector no.	ISR name
INT0	2	(INT0_vect)	ADC	30	(ADC_vect)
INT1	3	(INT1_vect)	EE READY	31	(EE_READY_vect)
INT2	4	(INT2_vect)	TIMER3 CAPT	32	(TIMER3_CAPT_vect)
INT3	5	(INT3_vect)	TIMER3 COMP A	33	(TIMER3_COMPA_vect)
INT4	6	(INT4_vect)	TIMER3 COMP B	34	(TIMER3_COMPB_vect)
INT5	7	(INT5_vect)	TIMER3 COMP C	35	(TIMER3_COMPC_vect)
INT6	8	(INT6_vect)	TIMER3 OVF	36	(TIMER3_OVF_vect)
INT7	9	(INT7_vect)	USART1 RX	37	(USART1_RX_vect)
PCINT0	10	(PCINT0_vect)	USART1 UDRE	38	(USART1_UDRE_vect)
PCINT1	11	(PCINT1_vect)	USART1 TX	39	(USART1_TX_vect)
PCINT2	12	(PCINT2_vect)	TWI	40	(TWI_vect)
WDT	13	(WDT_vect)	SPM READY	41	(SPM_READY_vect)
TIMER2 COMP A	14	(TIMER2_COMPA_vect)	TIMER4 CAPT	42	(TIMER4_CAPT_vect)
TIMER2 COMP B	15	(TIMER2_COMPB_vect)	TIMER4 COMP A	43	(TIMER4_COMPA_vect)
TIMER2 OVF	16	(TIMER2_OVF_vect)	TIMER4 COMP B	44	(TIMER4_COMPB_vect)
TIMER1 CAPT	17	(TIMER1_CAPT_vect)	TIMER4 COMP C	45	(TIMER4_COMPC_vect)
TIMER1 COMP A	18	(TIMER1_COMPA_vect)	TIMER4 OVF	46	(TIMER4_OVF_vect)
TIMER1 COMP B	19	(TIMER1_COMPB_vect)	TIMER5 CAPT	47	(TIMER5_CAPT_vect)
TIMER1 COMP C	20	(TIMER1_COMPC_vect)	TIMER5 COMP A	48	(TIMER5_COMPA_vect)
TIMER1 OVF	21	(TIMER1_OVF_vect)	TIMER5 COMP B	49	(TIMER5_COMPB_vect)
TIMERO COMP A	22	(TIMERO_COMPA_vect)	TIMER5 COMP C	50	(TIMER5_COMPC_vect)
TIMERO COMP B	23	(TIMERO_COMPB_vect)	TIMER5 OVF	51	(TIMER5_OVF_vect)
TIMERO OVF	24	(TIMERO_OVF_vect)	USART2 RX	52	(USART2_RX_vect)
SPI STC	25	(SPI_STC_vect)	USART2 UDRE	53	(USART2_UDRE_vect)
USART0 RX	26	(USART0_RX_vect)	USART2 TX	54	(USART2_TX_vect)
USART0 UDRE	27	(USART0_UDRE_vect)	USART3 RX	55	(USART3_RX_vect)
USART0 TX	28	(USART0_TX_vect)	USART3 UDRE	56	(USART3_UDRE_vect)
ANALOG COMP	29	(ANALOG_COMP_vect)	USART3 TX	57	(USART3_TX_vect)