Munteanu Mircea, Munteanu Daniel AC anul II CTI RO, sg. 4.2


## **Project: Booth Multiplier Implementation in Verilog**

The Booth multiplication algorithm is a method used to multiply binary numbers more efficiently.

Instead of performing additions for each bit, the algorithm identifies sequences of identical bits and replaces them with shift and add/subtract operations.

This helps reduce the total number of operations required and speeds up the multiplication process.

## Schema Hardware



Computer Arithmetic - M. Vladutiu pg87

**Carry Look Ahead** 

```
1 module CLA (input [7:0]x, y, input c in, output [7:0]z);
       wire [6:0]g0;
       wire [6:0]ql;
 3
       wire [6:0]p0;
 4
 5
       wire [6:0]pl;
        wire [6:01c0:
 6
        wire [6:0]cl:
 8
        wire g,p;
        AC ac7(.x(x[7]),.y(y[7] ^ c in),.c(cl[6]),.g(g0[6]),.p(p0[6]),.z(z[7]));
10
        AC ac6(.x(x[6]),.y(y[6] ^ c in),.c(c0[6]),.g(g1[6]),.p(p1[6]),.z(z[6]));
11
12
        AC ac5(.x(x[5]),.y(y[5] ^ c in),.c(cl[5]),.g(g0[5]),.p(p0[5]),.z(z[5]));
        AC ac4(.x(x[4]),.y(y[4] ^ c in),.c(c0[5]),.g(g1[5]),.p(p1[5]),.z(z[4]));
        AC ac3(.x(x[3]),.y(y[3] ^ c in),.c(c1[4]),.g(g0[4]),.p(p0[4]),.z(z[3]));
15
        AC ac2(.x(x[2]),.y(y[2] ^ c in),.c(c0[4]),.g(gl[4]),.p(pl[4]),.z(z[2]));
        AC acl(.x(x[1]),.y(y[1] ^ c in),.c(cl[3]),.g(g0[3]),.p(p0[3]),.z(z[1]));
16
17
        AC \ ac0(.x(x[0]),.y(y[0] \ ^c \ in),.c(c0[3]),.g(g1[3]),.p(p1[3]),.z(z[0]));
18
19
        BC bc6(.g0 in(g0[6]),.p0 in(p0[6]),.g1 in(g1[6]),.p1 in(p1[6]),.c in(c1[2]),.g out(g0[2]),.p out(p0[2]),.c0 out(c0[6]),.c1 out(c1[6]));
20
        BC bc5(.g0 in(g0[5]),.p0 in(p0[5]),.g1 in(g1[5]),.p1 in(p1[5]),.c in(c0[2]),.g out(g1[2]),.p out(p1[2]),.c0 out(c0[5]),.c1 out(c1[5]));
21
        BC bc4(.g0 in(g0[4]),.p0 in(p0[4]),.gl_in(g1[4]),.pl_in(p1[4]),.c_in(c1[1]),.g_out(g0[1]),.p_out(p0[1]),.co_out(c0[4]),.cl_out(c1[4]));
22
        BC bc3(.g0_in(g0[3]),.p0_in(p0[3]),.g1_in(g1[3]),.p1_in(p1[3]),.c_in(c0[1]),.g_out(g1[1]),.p_out(p1[1]),.c0_out(c0[3]),.c1_out(c1[3]));
23
        BC bc2(.g0_in(g0[2]),.p0_in(p0[2]),.g1_in(g1[2]),.p1_in(p1[2]),.c_in(c1[0]),.g_out(g0[0]),.p_out(p0[0]),.co_out(c0[2]),.c1_out(c1[2]));
24
        BC bcl(.g0_in(g0[1]),.p0_in(p0[1]),.gl_in(g1[1]),.pl_in(p1[1]),.c_in(c0[0]),.g_out(g1[0]),.p_out(p1[0]),.co_out(c0[1]),.cl_out(c1[1]));
25
        BC bc0(.g0_in(g0[0]),.p0_in(p0[0]),.g1_in(g1[0]),.p1_in(p1[0]),.c_in(c_in),.g_out(g),.p_out(p),.c0_out(c0[0]),.c1_out(c1[0]));
26
27
      endmodule
```




Fig. 2.21 Block diagram of an 8-bit multilevel CLA and gate level implementations of its cells

Computer Arithmetic - M. Vladutiu pg 43

**Control Unit** 

```
multiplier 4
             declare register A[7:0], Q[7:-1], M[7:0], COUNT[2:0];
             declare bus INBUS[7:0], OUTBUS[7:0];
      BEGIN: A:=0, COUNT:=0,
                               \leftarrow \cdots \qquad \{c_n\}
      INPUT: M:=INBUS;
             Q[7:0]:=INBUS[7:0], Q[-1]:=0; \triangleleft-----\{c_i\}
      TEST1: if Q[0]Q[-1]=01 then A:=A+M, go to TEST2; \triangleleft-----\{c_2\}
            else if Q[0]Q[-1]=10 then A:=A-M; \triangleleft ---- \{c_{2}, c_{3}\}
      TEST2: if COUNT7=1 then go to OUTPUT,
RIGHTSHIFT: A[7]:=A[7], A[6:0].Q:=A.Q[7:0], INCREMENT: COUNT:=COUNT+1, go to TEST1;  \{c_4\} 
    OUTPUT: OUTBUS:=A, Q[0]:=0; \triangleleft------{c_s}
```

## Computer Arithmetic - M. Vladutiu pg86

```
module control unit (input clk, rst b, start, counted7, input [0:-1]q, output reg [6:0]c);
 2
 3
       // SHIFT <--> TEST
       localparam START = 0;
 4
       localparam SCAN = 1;
       localparam SHIFT = 2;
 6
       localparam TEST = 3;
 8
        localparam OUTPUT = 4;
       localparam END = 5;
10
11
       reg [2:0]state, state_next;
12
13
       //Se stabileste urmatorea stare in functie de starea curenta si input
14
       always@(*)
15
        begin
16
           state next = state;
17
           case(state)
            START: if(start == 1) state_next = SCAN;
SCAN: state_next = SHIFT;
18
19
             SHIFT: state_next = TEST;
21
             TEST:
22
               begin
23
                if(counted7 == 1)
24
                   state next = OUTPUT;
25
                 else
26
                  state_next = SCAN;
27
28
             OUTPUT: state_next = END;
29
           endcase
30
31
32
       //Se stabilesc valorile semnalelor c in functie de valorile lui q
33
       always@(*)
34
        begin
35
         c = 0;
36
          case(state)
37
            START:
38
               begin
                 cf01 = 1:
```

```
36
            case (state)
37
              START:
38
                begin
                 c[0] = 1;
c[1] = 1;
39
40
41
                end
42
              SCAN:
43
                begin
44
                 if (q == 2'b01)
45
                   c[2] = 1;
                 else
46
47
                  if (q == 2'b10)
48
                     begin
                      c[2] = 1;
c[3] = 1;
49
50
51
53
              SHIFT: c[4] = 1;
              OUTPUT:
                begin
                c[5] = 1;
c[6] = 1;
57
58
59
            endcase
60
         end
61
          always@(posedge clk, negedge rst_b)
62
63
           begin
             if(~rst_b)
64
65
                begin
                state <= START;
c = 0;
66
67
68
                end
              else
69
                state <= state_next;
70
71
            end
72
73
      endmodule
```

Main Module

```
1 module multiplier (input clk, rst_b, start, input [15:0]INBUS, output [15:0]OUTBUS);
3
       // Daca vrei sa vezi valorile lui A,Q,c in simulare poti sa le pui la output in loc de wire
 5
       wire [6:0]c;
       wire [7:0]addition result;
       wire [7:0]A,M;
 8
       wire [7:-1]Q;
       wire counter_is_7;
9
10
11
       control\_unit\ controller(.clk(clk),\ .rst\_b(rst\_b),\ .start(start),\ .counted7(counter\_is\_7),\ .q(\{Q[0],Q[-1]\}),\ .c(c));
12
13
       reg m register m(.clk(clk), .rst b(rst b), .ld ibus(c[0]), .ibus(INBUS[15:8]), .q(M));
       reg a register a(.clk(clk), .rst b(rst b), .ld sum(c[2]), .ld obus(c[5]), .sh r(c[4]), .sh i(A[7]), .sum(addition result), .obus(OUTBUS[15:8]), .q(A));
14
       reg q register q(.clk(clk), .rst b(rst b), .ld ibus(c[1]), .ld obus(c[6]), .clr lsb(c[0]), .sh r(c[4]), .sh i(A[0]), .ibus(INBUS[7:0]), .obus(OUTBUS[7:0]), .c
15
16
17
       CLA adder(.x(A) ,.y(M) , .c in(c[3]), .z(addition result));
18
19
       counter counter?(.clk(clk), .rst_b(rst_b), .c_up(c[4]), .count_end(counter_is_?));
20
21 endmodule
22
23
 1 module multiplier tb;
     reg clk, rst_b, start;
2
 3
        reg [15:0]INBUS;
 4
        wire [15:0]OUTBUS;
 5
        multiplier cut(.clk(clk), .rst b(rst b), .start(start), .INBUS(INBUS), .OUTBUS(OUTBUS));
 8
9
        initial begin
         clk = 0;
10
         forever #100 clk = ~clk;
11
12
13
       //rst b
14
15
      initial begin
        rst_b = 1;
16
         #10 rst_b = 0;
17
          #10 rst_b = 1;
18
19
20
21
        //numere
22
        initial begin
23
         start = 0;
         INBUS[15:8] = 8'b01001010;
24
25
         INBUS[7:0] = 8'b11000001;
26
         #30 start = 1;
       end
27
28 endmodule
```

## **Bibliografie**

Computer Arithmetic - M. Vladutiu