


```

1  module CLA (input [7:0]x, y, input c_in, output [7:0]z);
2      wire [6:0]g0;
3      wire [6:0]g1;
4      wire [6:0]p0;
5      wire [6:0]p1;
6      wire [6:0]c0;
7      wire [6:0]c1;
8      wire g,p;
9
10     AC ac7(.x(x[7]),.y(y[7] ^ c_in),.c(c1[6]),.g(g0[6]),.p(p0[6]),.z(z[7]));
11     AC ac6(.x(x[6]),.y(y[6] ^ c_in),.c(c0[6]),.g(g1[6]),.p(p1[6]),.z(z[6]));
12     AC ac5(.x(x[5]),.y(y[5] ^ c_in),.c(c1[5]),.g(g0[5]),.p(p0[5]),.z(z[5]));
13     AC ac4(.x(x[4]),.y(y[4] ^ c_in),.c(c0[5]),.g(g1[5]),.p(p1[5]),.z(z[4]));
14     AC ac3(.x(x[3]),.y(y[3] ^ c_in),.c(c1[4]),.g(g0[4]),.p(p0[4]),.z(z[3]));
15     AC ac2(.x(x[2]),.y(y[2] ^ c_in),.c(c0[4]),.g(g1[4]),.p(p1[4]),.z(z[2]));
16     AC ac1(.x(x[1]),.y(y[1] ^ c_in),.c(c1[3]),.g(g0[3]),.p(p0[3]),.z(z[1]));
17     AC ac0(.x(x[0]),.y(y[0] ^ c_in),.c(c0[3]),.g(g1[3]),.p(p1[3]),.z(z[0]));
18
19     BC bc6(.g0_in(g0[6]),.p0_in(p0[6]),.g1_in(g1[6]),.p1_in(p1[6]),.c_in(c1[2]),.g_out(g0[2]),.p_out(p0[2]),.c0_out(c0[6]),.cl_out(c1[6]));
20     BC bc5(.g0_in(g0[5]),.p0_in(p0[5]),.g1_in(g1[5]),.p1_in(p1[5]),.c_in(c0[2]),.g_out(g1[2]),.p_out(p1[2]),.c0_out(c0[5]),.cl_out(c1[5]));
21     BC bc4(.g0_in(g0[4]),.p0_in(p0[4]),.g1_in(g1[4]),.p1_in(p1[4]),.c_in(c1[1]),.g_out(g0[1]),.p_out(p0[1]),.c0_out(c0[4]),.cl_out(c1[4]));
22     BC bc3(.g0_in(g0[3]),.p0_in(p0[3]),.g1_in(g1[3]),.p1_in(p1[3]),.c_in(c0[1]),.g_out(g1[1]),.p_out(p1[1]),.c0_out(c0[3]),.cl_out(c1[3]));
23     BC bc2(.g0_in(g0[2]),.p0_in(p0[2]),.g1_in(g1[2]),.p1_in(p1[2]),.c_in(c1[0]),.g_out(g0[0]),.p_out(p0[0]),.c0_out(c0[2]),.cl_out(c1[2]));
24     BC bc1(.g0_in(g0[1]),.p0_in(p0[1]),.g1_in(g1[1]),.p1_in(p1[1]),.c_in(c0[0]),.g_out(g1[0]),.p_out(p1[0]),.c0_out(c0[1]),.cl_out(c1[1]));
25     BC bc0(.g0_in(g0[0]),.p0_in(p0[0]),.g1_in(g1[0]),.p1_in(p1[0]),.c_in(c_in),.g_out(g),.p_out(p),.c0_out(c0[0]),.cl_out(c1[0]));
26
27 endmodule

```




Fig. 2.21 Block diagram of an 8-bit multilevel CLA and gate level implementations of its cells

```

multiplier 4
declare register A[7:0], Q[7:-1], M[7:0], COUNT[2:0];
declare bus INBUS[7:0], OUTBUS[7:0];
BEGIN: A:=0, COUNT:=0, } ←----- {c0}
INPUT: M:=INBUS; }
      Q[7:0]:=INBUS[7:0], Q[-1]:=0; ←----- {c1}
TEST1: if Q[0]Q[-1]=01 then A:=A+M, go to TEST2; ←----- {c2}
      else if Q[0]Q[-1]=10 then A:=A-M; ←----- {c2, c3}
TEST2: if COUNT=1 then go to OUTPUT,
RIGHTSHIFT: A[7]:=A[7], A[6:0].Q:=A.Q[7:0]. } ←----- {c4}
INCREMENT: COUNT:=COUNT+1, go to TEST1; }
OUTPUT: OUTBUS:=A, Q[0]:=0; ←----- {c5}
      OUTBUS[7:0]:=Q[7:0]; ←----- {c6}
END: -----> {END}

```

Computer Arithmetic - M. Vladutiu pg86

```

1  module control_unit (input clk, rst_b, start, counted7, input [0:-1]q, output reg [6:0]c);
2
3  // SHIFT <--> TEST
4  localparam START = 0;
5  localparam SCAN = 1;
6  localparam SHIFT = 2;
7  localparam TEST = 3;
8  localparam OUTPUT = 4;
9  localparam END = 5;
10
11  reg [2:0]state, state_next;
12
13  //Se stabileste urmatoarea stare in functie de starea curenta si input
14  always@(*)
15  begin
16      state_next = state;
17      case(state)
18          START: if(start == 1) state_next = SCAN;
19          SCAN: state_next = SHIFT;
20          SHIFT: state_next = TEST;
21          TEST:
22              begin
23                  if(counted7 == 1)
24                      state_next = OUTPUT;
25                  else
26                      state_next = SCAN;
27              end
28          OUTPUT: state_next = END;
29      endcase
30  end
31
32  //Se stabilesc valorile semnalelor c in functie de valorile lui q
33  always@(*)
34  begin
35      c = 0;
36      case(state)
37          START:
38              begin
39                  c[0] = 1;

```

```

36     case(state)
37     START:
38         begin
39             c[0] = 1;
40             c[1] = 1;
41         end
42     SCAN:
43         begin
44             if(q == 2'b01)
45                 c[2] = 1;
46             else
47                 if(q == 2'b10)
48                     begin
49                         c[2] = 1;
50                         c[3] = 1;
51                     end
52                 end
53             SHIFT: c[4] = 1;
54         OUTPUT:
55             begin
56                 c[5] = 1;
57                 c[6] = 1;
58             end
59         endcase
60     end
61
62     always@(posedge clk, negedge rst_b)
63     begin
64         if(~rst_b)
65             begin
66                 state <= START;
67                 c = 0;
68             end
69         else
70             state <= state_next;
71         end
72     end
73 endmodule
74

```

Main Module

```

1 module multiplier (input clk, rst_b, start, input [15:0]INBUS, output [15:0]OUTBUS);
2
3     // Daca vrei sa vezi valorile lui A,Q,c in simulare poti sa le pui la output in loc de wire
4
5     wire [6:0]c;
6     wire [7:0]addition_result;
7     wire [7:0]A,M;
8     wire [7:-1]Q;
9     wire counter_is_7;
10
11     control_unit controller(.clk(clk), .rst_b(rst_b), .start(start), .counted7(counter_is_7), .q({Q[0],Q[-1]}), .c(c));
12
13     reg_m register_m(.clk(clk), .rst_b(rst_b), .ld_ibus(c[0]), .ibus(INBUS[15:8]), .q(M));
14     reg_a register_a(.clk(clk), .rst_b(rst_b), .ld_sum(c[2]), .ld_obus(c[5]), .sh_r(c[4]), .sh_i(A[7]), .sum(addition_result), .obus(OUTBUS[15:8]), .q(A));
15     reg_q register_q(.clk(clk), .rst_b(rst_b), .ld_ibus(c[1]), .ld_obus(c[6]), .clr_lsb(c[0]), .sh_r(c[4]), .sh_i(A[0]), .ibus(INBUS[7:0]), .obus(OUTBUS[7:0]), .q(Q));
16
17     CLA adder(.x(A), .y(M), .c_in(c[3]), .z(addition_result));
18
19     counter counter7(.clk(clk), .rst_b(rst_b), .c_up(c[4]), .count_end(counter_is_7));
20
21 endmodule
22
23

```

```

1 module multiplier_tb;
2     reg clk, rst_b, start;
3     reg [15:0]INBUS;
4     wire [15:0]OUTBUS;
5
6     multiplier cut(.clk(clk), .rst_b(rst_b), .start(start), .INBUS(INBUS), .OUTBUS(OUTBUS));
7
8     //clk
9     initial begin
10         clk = 0;
11         forever #100 clk = ~clk;
12     end
13
14     //rst_b
15     initial begin
16         rst_b = 1;
17         #10 rst_b = 0;
18         #10 rst_b = 1;
19     end
20
21     //numere
22     initial begin
23         start = 0;
24         INBUS[15:8] = 8'b01001010;
25         INBUS[7:0] = 8'b11000001;
26         #30 start = 1;
27     end
28 endmodule

```

Bibliografie

Computer Arithmetic - M. Vladutiu