


# **Lab 10**

CS61C


- Why do we have virtual memory?
  - Our RAM is not big enough to hold all of the data that we need at one time
  - Our program needs to "think" that the data is contiguous
    - When you are writing a program, you don't know where it will be stored in memory
    - So we just pretend like the memory is contiguous and then the virtual memory takes care of everything in the background
  - Protection between processes








#### Page Table



#### Physical Address Space (512 bytes)





**RAM** Cache translations for faster access! Miss, bring in TLB caches translations mapping Page Table Virtual Physical Address Address **TLB** Processor Hit Data

Virtual Address Space (1024 bytes)


TLB

VPN	PPN
0b000	0b01
0b110	0b10
0b010	0b11
0b111	0b00

Page Table

VPN	PPN	
0b000	0b01	
0b001	Disk	
0b010	0b11	
0b011	Disk	
0b100	Disk	
0b101	Disk	
0b110	0b10	
0b111	0b00	

Physical Address Space (512 bytes)



### **Exercise 2 Example**

Address	Virtual Page Number	Offset
0x01	0x0 (000)	0x1 (00001)
0x22	0x1 (001)	0x2 (00010)
0x43	0x2 (010)	0x3 (00011)
0x64	0x3 (011)	0x4 (00100)
0x85	0x4 (100)	0x5 (00101)
0xA6	0x5 (101)	0x6 (00110)
0xC7	0x6 (110)	0x7 (00111)
0xE8	0x7 (111)	0x8 (01000)
0x09	0x0 (000)	0x9 (01001)
0x20	0x1 (001)	0x0 (00000)

What is the main requirement to force a TLB miss?

For CAMERA, why is a TLB miss automatically a page fault?

## **Bonus slides**


Putting it all together


### **Putting it all together**

**RAM** Cache translations for faster access! Miss, bring in TLB caches translations mapping Page Table Virtual Physical Address Address **TLB** Processor Hit Data

## Putting it all together

Remember, data can also be cached!





Secondary Storage (Disk)

Assuming physically-addressed cache for simplicity