# Lab 6


CS61C

#### **Immediates**

3	1 25	24 20	19 15	14 12	11 7	6 0
R	funct7	rs2	rs1	funct3 rd o		opcode
I	imm[11	rs1	funct3	rd	opcode	
l*	funct7	imm[4:0]	rs1	funct3	rd	opcode
S	imm[11:5]	rs2	rs1 funct3		imm[4:0]	opcode
В	imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode
U		imm[31:1	rd	opcode		
J	im	ım[20 10:1 11	rd	opcode		

Immediates are sign-extended to 32 bits, except in I\* type instructions and sltiu.

### **Control Signals**




### **MemRW Example**

MemRW Value	Occurs when		
0	Reading from memory		
1	Writing to memory		
Don't Care	Can never be don't care!		

Instruction			Name	Description		Opcode		Funct3
sb	rs2	imm(rs1)	Store Byte	Stores least-significant byte of rs2 at the address rs1 + imm in memory	S	010	0011	000
sh	rs2	imm(rs1)	Store Half-word	Stores the 2 least-significant bytes of rs2 starting at the address rs1 + imm in memory	S	010	0011	001
sw	rs2	imm(rs1)	Store Word	Stores rs2 starting at the address rs1 + imm in memory	S	010	0011	010

## **MemRW Example**

Instruction			Name Description		Тур	e Opcode		Funct3
sb	rs2	imm(rs1)	Store Byte	Stores least-significant byte of rs2 at the address rs1 + imm in memory	S	010	0011	000
sh	rs2	imm(rs1)	Store Half-word	Stores the 2 least-significant bytes of rs2 starting at the address rs1 + imm in memory	S	010	0011	001
sw	rs2	imm(rs1)	Store Word	Stores rs2 starting at the address rs1 + imm in memory	S	010	0011	010



#### **BrUn**

BrUn Value	Occurs when				
0	Signed branch comparison				
1	Unsigned branch comparison				
Don't Care	beq, bne, non-branch instruction				

Instru	ction			Name	Description	Туре	Opcode	Funct3
beq	rs1	rs2	label	Branch if EQual	if (rs1 == rs2) PC = PC + offset	В	110 0011	000
bge	rs1	rs2	label	Branch if Greater or Equal (signed)	if (rs1 >= rs2)	В	110 0011	101
bge	u rs1	rs2	label	Branch if Greater or Equal (Unsigned)	PC = PC + offset	В	110 0011	111
blt	rs1	rs2	label	Branch if Less Than (signed)	if (rs1 < rs2)	В	110 0011	100
blt	u rs1	rs2	label	Branch if Less Than (Unsigned)	PC = PC + offset	В	110 0011	110
bne	rs1	rs2	label	Branch if Not Equal	if (rs1 != rs2) PC = PC + offset	В	110 0011	001

#### **Critical Path**

- The longest path in the circuit
- Limits the maximum clock speed
- Can be measured from:
  - o register to register
  - register to output (since the output typically also goes to a register)
  - input to register (since the input typically also comes from a register)
- clock period >= clk-to-q + max CL delay + setup time
  - Maximum cumulative delay of all <u>combinational logic</u> through a path (max CL delay)...
  - o coming from the <u>output of a register</u> (clk-to-q)...
  - o and ending at the <u>input of another register</u> (setup time)
  - Clock period must be *long enough* so that the longest delay (clk-to-q + max CL delay) is accounted for while satisfying the register timing requirement (setup time)
- When calculating delays, you don't pass through a register!