
31条指令CPU

R型指令


1.ADD



```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow PC

Rs \rightarrow A , Rt \rightarrow B
(A + B \rightarrow RES)
RES \rightarrow Rd
```


2.ADDU




```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow PC

Rs \rightarrow A , Rt \rightarrow B
(A + B \rightarrow RES)
RES \rightarrow Rd
```

3.SUB






ALU

SUBU

 $PC \rightarrow IMEM$ $PC + 4 \rightarrow NPC$ $NPC \rightarrow PC$ $Rs \rightarrow A , Rt \rightarrow B$ $(A - B \rightarrow RES)$ $RES \rightarrow Rd$


4.SUBU




 $PC + 4 \rightarrow NPC$ $NPC \rightarrow PC$ $Rs \rightarrow A , Rt \rightarrow B$ $(A - B \rightarrow RES)$ $RES \rightarrow Rd$

 $PC \rightarrow IMEM$

5.AND






PC
$$\rightarrow$$
 IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow PC


Rs \rightarrow A , Rt \rightarrow B
(A & B \rightarrow RES)
RES \rightarrow Rd

6.0R



 $PC \rightarrow IMEM$ $PC + 4 \rightarrow NPC$ $NPC \rightarrow PC$ $Rs \rightarrow A , Rt \rightarrow B$ $(A \mid B \rightarrow RES)$ $RES \rightarrow Rd$

7.XOR



```
PC \rightarrow IMEM

PC + 4 \rightarrow NPC


NPC \rightarrow PC

Rs \rightarrow A , Rt \rightarrow B

(A \oplus B \rightarrow RES)

RES \rightarrow Rd
```


8.NOR



```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow PC

Rs \rightarrow A , Rt \rightarrow B
(A \odot B \rightarrow RES)
RES \rightarrow Rd
```


9.SLT



```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow PC

Rs \rightarrow A , Rt \rightarrow B
(A - B \rightarrow RES) //相减判断,负数则为Rs中数小
SF \rightarrow EXT1 //注意要做扩展
EXT1\_OUT \rightarrow Rd
```


10.SLTU



```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow PC

Rs \rightarrow A , Rt \rightarrow B
(A - B \rightarrow RES) //相减判断,负数则为Rs中数小
SF \rightarrow EXT1 //注意要做扩展
EXT1\_OUT \rightarrow Rd
```

11.SLL



```
PC \rightarrow IMEM

PC + 4 \rightarrow NPC

NPC \rightarrow PC

IMEM[10:6] \rightarrow EXT5


EXT5_OUT \rightarrow A

Rt \rightarrow B

(B\llA \rightarrow RES)

RES \rightarrow Rd
```

12.SRL



```
PC \rightarrow IMEM

PC + 4 \rightarrow NPC

NPC \rightarrow PC

IMEM[10:6] \rightarrow EXT5


EXT5_OUT \rightarrow A

Rt \rightarrow B

(B>>A \rightarrow RES)

RES \rightarrow Rd
```

13.SRA




```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow PC

IMEM[10:6] \rightarrow EXT5
EXT5_OUT \rightarrow A

Rt \rightarrow B
(B>>A \rightarrow RES)
RES \rightarrow Rd
```

14.SLLV




```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow PC

Rs[4:0] \rightarrow EXT5
EXT5_OUT \rightarrow A
Rt \rightarrow B
(B<<A \rightarrow RES)
RES \rightarrow Rd
```

31


15.SRLV



```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow PC


Rs[4:0] \rightarrow EXT5
EXT5_OUT \rightarrow A
Rt \rightarrow B
(B>>A \rightarrow RES)
RES \rightarrow Rd
```

16.SRAV



PC \rightarrow IMEM PC + 4 \rightarrow NPC NPC \rightarrow PC Rs[4:0] \rightarrow EXT5 EXT5_OUT \rightarrow A Rt \rightarrow B (B>>A \rightarrow RES) RES \rightarrow Rd


17.JR



 $PC \rightarrow IMEM$ $PC + 4 \rightarrow NPC$ //无关指令 $Rs \rightarrow MUX$ $MUX_OUT \rightarrow PC$ $NPC \rightarrow MUX$ //无关指令

I型指令


18.ADDI



```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow PC

IMEM[15:0] \rightarrow EXT16
EXT16_OUT \rightarrow B
Rs \rightarrow A
(A + B \rightarrow RES)
RES \rightarrow Rd
```

19.ADDIU



```
PC \rightarrow IMEM

PC + 4 \rightarrow NPC

NPC \rightarrow PC

IMEM[15:0] \rightarrow EXT16


EXT16_OUT \rightarrow B

Rs \rightarrow A

(A + B \rightarrow RES)

RES \rightarrow Rd
```


20.ANDI



```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow PC

IMEM[15:0] \rightarrow EXT16
EXT16_OUT \rightarrow B
Rs \rightarrow A
(A & B \rightarrow RES)
RES \rightarrow Rd
```

21.0RI



```
PC \rightarrow IMEM

PC + 4 \rightarrow NPC

NPC \rightarrow PC

IMEM[15:0] \rightarrow EXT16


EXT16_OUT \rightarrow B

Rs \rightarrow A

(A | B \rightarrow RES)

RES \rightarrow Rd
```

22.XORI



```
PC \rightarrow IMEM

PC + 4 \rightarrow NPC

NPC \rightarrow PC

IMEM[15:0] \rightarrow EXT16


EXT16_OUT \rightarrow B

Rs \rightarrow A

(A \oplus B \rightarrow RES)

RES \rightarrow Rd
```

23.LW



```
PC \rightarrow IMEM

PC + 4 \rightarrow NPC

NPC \rightarrow PC

IMEM[15:0] \rightarrow EXT16


EXT16_OUT \rightarrow B

Rs \rightarrow A

(A + B \rightarrow RES)

RES \rightarrow DMEM_ADDR

DMEM_OUT \rightarrow Rd
```



```
PC \rightarrow IMEM

PC + 4 \rightarrow NPC

NPC \rightarrow PC

IMEM[15:0] \rightarrow EXT16

EXT16_OUT \rightarrow B


Rs \rightarrow A

(A + B \rightarrow RES)

Rt \rightarrow DMEM

RES \rightarrow DMEM_ADDR
```

25.BEQ




```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow MUX

IMEM[15:0] || 02 \rightarrow EXT18
EXT18_OUT \rightarrow ADD_A
NPC \rightarrow ADD_B
(ADD_A + ADD_B \rightarrow ADD_OUT)
ADD_OUT \rightarrow MUX

Rs \rightarrow A
Rt \rightarrow B
(A + B \rightarrow RES)
```

 $MUX \rightarrow PC$

26.BNE




```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow MUX

IMEM[15:0] || 02 \rightarrow EXT18
EXT18_OUT \rightarrow ADD_A
NPC \rightarrow ADD_B
(ADD_A + ADD_B \rightarrow ADD_OUT)
ADD_OUT \rightarrow MUX

Rs \rightarrow A
Rt \rightarrow B
(A + B \rightarrow RES)
Z \rightarrow MUX
```

27.SLTI



```
PC \rightarrow IMEM

PC + 4 \rightarrow NPC

NPC \rightarrow PC

IMEM[15:0] \rightarrow EXT16

EXT16_OUT \rightarrow B


Rs \rightarrow A

(A - B \rightarrow RES)

CF \rightarrow EXT1

EXT1_OUT \rightarrow Rd
```

28.SLTIU



```
PC \rightarrow IMEM

PC + 4 \rightarrow NPC

NPC \rightarrow PC

IMEM[15:0] \rightarrow EXT16

EXT16_0UT \rightarrow B


Rs \rightarrow A

(A - B \rightarrow RES)

CF \rightarrow EXT1

EXT1_0UT \rightarrow Rd
```

29.LUI



```
PC \rightarrow IMEM

PC + 4 \rightarrow NPC

NPC \rightarrow PC


IMEM[15:0] \rightarrow EXT16

EXT16_OUT \rightarrow B

RES \rightarrow Rd
```

J型指令


30.J



```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow MUX

PC[31:28] \rightarrow ||_A
IMEM[25,0] || 02 \rightarrow ||_B
||_OUT \rightarrow MUX
```

31.JAL




```
\begin{array}{c} \mathsf{PC} \ \to \ \mathsf{IMEM} \\ \mathsf{PC} \ + \ \mathsf{4} \ \to \ \mathsf{NPC} \\ \mathsf{NPC} \ \to \ \mathsf{MUX} \end{array}
```

```
8 \rightarrow ADD_A
PC \rightarrow ADD_B
(ADD_A + ADD_B \rightarrow ADD_OUT)
ADD_OUT \rightarrow Rd
PC[31:28] \rightarrow ||_A
IMEM[25,0] || 02 \rightarrow ||_B
||_OUT \rightarrow MUX
MUX_OUT \rightarrow PC
```

54条指令CPU


32.CLZ



```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow PC


Rs \rightarrow CLZ_{in}
CLZ_{out} \rightarrow Rd
```

33.JALR




 $PC \rightarrow IMEM$ $PC \rightarrow ADD_A$ $ADD_A + ADD_B \rightarrow ADD_out$ $PC + 4 \rightarrow NPC$ $NPC \rightarrow MUX$ $Rs \rightarrow MUX$ $MUX(Rs) \rightarrow PC$ $ADD_out \rightarrow Rd$

34.MTHI




 $PC \rightarrow IMEM$ $PC + 4 \rightarrow NPC$ $NPC \rightarrow PC$ $Rs -HI_w \rightarrow HI_in$

35.MTL0




 $PC \rightarrow IMEM$ $PC + 4 \rightarrow NPC$ $NPC \rightarrow PC$ $Rs -L0_w \rightarrow HI_in$

36.MFHI




 $PC \rightarrow IMEM$ $PC + 4 \rightarrow NPC$ $NPC \rightarrow PC$ $HI_out \rightarrow Rd$

37.MFL0



 $PC \rightarrow IMEM$ $PC + 4 \rightarrow NPC$ $NPC \rightarrow PC$ $L0_out \rightarrow Rd$

38.SB




```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow PC

IMEM[15:0] \rightarrow EXT16_in
Rs \rightarrow ALU_A
EXT16_out \rightarrow ALU_B

ALU_out \rightarrow DM_ADDR
Rt[7:0] \rightarrow DATA_IN
```

39.SH




```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow PC

IMEM[15:0] \rightarrow EXT16_in
Rs \rightarrow ALU_A
EXT16_out \rightarrow ALU_B


ALU_out \rightarrow DM_ADDR
Rt[15:0] \rightarrow DM_W \rightarrow DATA_IN
```

40.LB




注: 做了调整,改为Rd写入 $PC \rightarrow IMEM$ $PC + 4 \rightarrow NPC$ $NPC \rightarrow PC$ $IMEM[15:0] \rightarrow EXT16_in$ $Rs \rightarrow ALU_A$ $EXT16_out \rightarrow ALU_B$ $ALU_out \rightarrow DM_ADDR$ $DATA_OUT -DM_R \rightarrow EXT8_in$ $EXT8_out \rightarrow Rd$

41.LH




注:做了调整,改为Rd写入 $PC \rightarrow IMEM$ $PC + 4 \rightarrow NPC$ $NPC \rightarrow PC$ $IMEM[15:0] \rightarrow EXT16_in$ $Rs \rightarrow ALU_A$ $EXT16_out \rightarrow ALU_B$ $ALU_out \rightarrow DM_ADDR$ $DATA_OUT -DM_R \rightarrow EXT16_in$ $EXT16_out \rightarrow Rd$

42.LBU




```
注:做了调整,改为Rd写入 PC \rightarrow IMEM PC + 4 \rightarrow NPC NPC \rightarrow PC IMEM[15:0] \rightarrow EXT16_in Rs \rightarrow ALU_A EXT16_out \rightarrow ALU_B ALU_out \rightarrow DM_ADDR DATA_OUT -DM_R \rightarrow EXT8_in EXT8_out \rightarrow Rd
```

43.LHU



注: 做了调整,改为Rd写入 PC \rightarrow IMEM PC + 4 \rightarrow NPC NPC \rightarrow PC IMEM[15:0] \rightarrow EXT16_in Rs \rightarrow ALU_A EXT16_out \rightarrow ALU_B ALU_Out \rightarrow DM_ADDR DATA_OUT -DM_R \rightarrow EXT16_in EXT16_out \rightarrow Rd


44.ERET



```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow MUX

(STAUTS >> 5 \rightarrow STATUS) # CP0自己做
EPC\_OUT \rightarrow MUX
MUX(EPC\_OUT) \rightarrow PC
```

45.BREAK




```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow MUX

PC \rightarrow CP0
CAUSES-LIST_CAUSE \rightarrow CP0_CAUSE
(STATUS \ll 5 \rightarrow STATUS)

0x4 \rightarrow MUX
MUX(0x4) \rightarrow PC
```

46.SYSCALL




```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow MUX

PC \rightarrow CP0
CAUSES-LIST_CAUSE \rightarrow CP0_CAUSE
(STATUS \ll 5 \rightarrow STATUS)

0x4 \rightarrow MUX
MUX(0x4) \rightarrow PC
```

47.TEQ



```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow MUX
0x4 \rightarrow MUX

Rs \rightarrow ALU_A
Rt \rightarrow ALU_B
ZERO \rightarrow Rs - Rt = 0


if ZERO:
PC \rightarrow CPO
```

```
CAUSES-LIST_CAUSE \rightarrow CP0_CAUSE (STATUS <<5 \rightarrow STATUS)

MUX(0x4) \rightarrow PC


else:
MUX(NPC) \rightarrow PC
```

48.MFC0




注:做了调整,互换了Rt和Rd,改为Rt输出地址,Rd写入 PC \rightarrow IMEM PC + 4 \rightarrow NPC NPC \rightarrow PC Rt \rightarrow ADDR CP0_OUT \rightarrow Rd

49.MTC0



```
注:做了调整,互换了Rs和Rd,改为Rt输出要写入的值,Rs输出要写入的地址 PC \to IMEM PC + 4 \to NPC NPC \to PC Rt \to ADDR Rs \to CP0_DATA
```


50.MUL



```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow PC

Rs \rightarrow MUL_A
Rt \rightarrow MUL_B
MUL_B \rightarrow res
res[31:0] \rightarrow Rd
```


51.MULTU



```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow PC

Rs \rightarrow MUL_A
Rt \rightarrow MUL_B
MUL_A * MUL_B \rightarrow res
res[31:0] \rightarrow L0_in
res[63:32] \rightarrow HI_in
```

52.DIV



 $PC \rightarrow IMEM$

 $PC + 4 \rightarrow NPC$

 $NPC \rightarrow PC$

 $Rs \rightarrow DIVIDEND$

 $Rt \rightarrow DIVISOR$


 $\mathsf{Rs/Rt} \, \to \, \mathsf{QUOTIENT}$

 $Rs\%Rt \rightarrow REMAINDER$

 ${\tt QUOTIENT} \, \to \, {\tt HI_in}$

 $\texttt{REMAINDER} \, \to \, \texttt{LO_in}$

53.DIVU



 $\text{PC} \, \to \, \text{IMEM}$

 $PC + 4 \rightarrow NPC$

 $NPC \rightarrow PC$

 $Rs \rightarrow DIVIDEND$


 $\mathsf{Rt} \, \to \, \mathsf{DIVISOR}$

 $\mathsf{Rs/Rt} \, \to \, \mathsf{QUOTIENT}$

 $Rs\%Rt \rightarrow REMAINDER$

QUOTIENT \rightarrow HI_in

 $\texttt{REMAINDER} \, \to \, \texttt{LO_in}$



```
PC \rightarrow IMEM
PC + 4 \rightarrow NPC
NPC \rightarrow MUX

Rs \rightarrow ALU_A
0 \rightarrow ALU_B
Rs - 0 \rightarrow res

IMEM[15:0] || 02 \rightarrow EXT18_in

EXT18_out \rightarrow ADD_A
NPC \rightarrow ADD_B
ADD_A + ADD_B \rightarrow ADD_out

if S < 0
MUX(NPC) \rightarrow PC
else
MUX(ADD_out) \rightarrow PC
```