PUBLISHED ONLINE: 30 JANUARY 2011 | DOI: 10.1038/NNANO.2010.279

# Single-layer MoS<sub>2</sub> transistors

B. Radisavljevic<sup>1</sup>, A. Radenovic<sup>2</sup>, J. Brivio<sup>1</sup>, V. Giacometti<sup>1</sup> and A. Kis<sup>1</sup>\*

Two-dimensional materials are attractive for use in next-generation nanoelectronic devices because, compared to one-dimensional materials, it is relatively easy to fabricate complex structures from them. The most widely studied two-dimensional material is graphene<sup>1,2</sup>, both because of its rich physics<sup>3-5</sup> and its high mobility<sup>6</sup>. However, pristine graphene does not have a bandgap, a property that is essential for many applications, including transistors<sup>7</sup>. Engineering a graphene bandgap increases fabrication complexity and either reduces mobilities to the level of strained silicon films<sup>8-13</sup> or requires high voltages<sup>14,15</sup>. Although single layers of MoS<sub>2</sub> have a large intrinsic bandgap of 1.8 eV (ref. 16), previously reported mobilities in the 0.5-3 cm $^2$  V $^{-1}$  s $^{-1}$  range $^{17}$  are too low for practical devices. Here, we use a halfnium oxide gate dielectric to demonstrate a room-temperature single-layer MoS2 mobility of at least 200 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, similar to that of graphene nanoribbons, and demonstrate transistors with room-temperature current on/off ratios of  $1 \times 10^8$  and ultralow standby power dissipation. Because monolayer MoS<sub>2</sub> has a direct bandgap<sup>16,18</sup>, it can be used to construct interband tunnel FETs<sup>19</sup>, which offer lower power consumption than classical transistors. Monolayer MoS<sub>2</sub> could also complement graphene in applications that require thin transparent semiconductors, such as optoelectronics and energy harvesting.

MoS<sub>2</sub> is a typical example from the layered transition-metal dichalcogenide family of materials. Crystals of MoS<sub>2</sub> are composed of vertically stacked, weakly interacting layers held together by van der Waals interactions (Fig. 1a). Single layers, 6.5 Å thick (Fig. 1b,c), can be extracted using scotch tape<sup>17,20</sup> or lithium-based intercalation<sup>21,22</sup>. Large-area thin films can also be prepared using MoS<sub>2</sub> suspensions. Bulk MoS<sub>2</sub> is semiconducting with an indirect bandgap of 1.2 eV (ref. 23), whereas single-layer MoS<sub>2</sub> is a direct gap semiconductor<sup>16,18</sup> with a bandgap of 1.8 eV (ref. 16). MoS<sub>2</sub> nanotubes<sup>24</sup> and nanowires<sup>25</sup> also show the influence of quantum-mechanical confinement in their electronic and optical properties. Other features that could make MoS<sub>2</sub> interesting for nanoelectronic applications include the absence of dangling bonds and thermal stability up to 1,100 °C.


Single-layer MoS<sub>2</sub> could also be interesting as a semiconducting analogue of graphene, which does not have a bandgap in its pristine form. Bandgaps up to 400 meV have been introduced by quantum-mechanical confinement in patterned<sup>8</sup> or exfoliated graphene nanoribbons<sup>9</sup>, but always at the price of significant mobility reduction (200 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> for a 150 meV bandgap)<sup>9,10</sup>, loss of coherence<sup>11</sup> or increased off-state currents due to edge roughness<sup>12</sup>. Bandgaps have also been induced by applying a perpendicular electric field in bilayer graphene<sup>14,15</sup>, but the highest reported optical gap is 250 meV, requiring the application of a voltage exceeding 100 V (ref. 14). This makes it very difficult to build logic circuits based on graphene that would operate at room temperature with low standby power dissipation. In fact, for any potential replacement of silicon in CMOS-like digital logic devices, a current on/off ratio<sup>7</sup>


 $I_{\rm on}/I_{\rm off}$  between  $1\times10^4$  and  $1\times10^7$  and a bandgap exceeding 400 meV (ref. 26) are desirable.


The starting point for the fabrication of our transistors was scotch tape-based micromechanical exfoliation<sup>1,17</sup> of single-layer MoS<sub>2</sub>. MoS<sub>2</sub> monolayers were transferred to degenerately doped silicon substrates covered with 270-nm-thick SiO<sub>2</sub> (Fig. 2a). We have previously found that this oxide thickness is optimal for optical detection of single-layer MoS<sub>2</sub>, and have established the correlation between contrast and thickness as measured by atomic force microscopy (AFM)<sup>27</sup>. Electrical contacts were fabricated using electron-beam lithography followed by deposition of 50-nm-thick gold electrodes. The device was then annealed at 200 °C to remove resist residue<sup>28</sup> and decrease contact resistance (for more details see Supplementary Information). At this point our single-layer devices show a typical mobility in the range 0.1-10 cm<sup>2</sup> V<sup>-1</sup> s<sup>2</sup> similar to previously reported values for single layers<sup>17</sup> and thin crystals containing more than 10 layers of MoS2 (ref. 29). This is lower than the previously reported phonon-scattering-limited room-temperature mobility in the 200-500 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> range for bulk MoS<sub>2</sub> (ref. 30). Encouraged by recent theoretical predictions of mobility improvement by dielectric screening<sup>31</sup> and its successful application to graphene<sup>32</sup>, we proceeded with atomic layer deposition (ALD) of 30 nm HfO<sub>2</sub> as a high-κ gate dielectric for the local top gate and mobility booster to realize the full potential of the single-layer MoS<sub>2</sub>. We chose HfO<sub>2</sub> because of its high dielectric constant of 25, bandgap of 5.7 eV and the fact that it is commonly used as a gate dielectric both by the research community and major microprocessor manufacturers<sup>33,34</sup>. The resulting structure, composed of two field-effect transistors connected in series, is shown in Fig. 2b. A schematic depiction of the device is shown in Fig. 2c. The width of the top gate of our device was 4 µm and the top gate length, source-gate and gate-drain spacing were 500 nm.

We performed electrical characterization of our device at room temperature using a semiconductor parameter analyser and shielded probe station with voltage sources connected in the configuration depicted in Fig. 3a. We first characterized our MoS<sub>2</sub> transistors with 6.5-Å-thick conductive channels by applying a drain-source bias  $V_{
m ds}$  to a pair of gold electrodes and gate voltage  $V_{
m bg}$  to the degenerately doped silicon substrate while leaving the top gate electrically floating<sup>35</sup>. The gating characteristics of the left-most transistor shown in Fig 2b are presented in Fig. 3b; these are typical of FET devices with an n-type channel. We concentrate on this device in the remainder of this Letter. Characterization details for other devices and fabrication batches are available in the Supplementary Information. All the MoS<sub>2</sub> transistors we fabricated, regardless of the number of layers or contacting material, show behaviour typical of FET devices with n-type channels. Repeated  $V_{bg}$  sweeps on the same device do not show significant variation, while keeping all the voltages constant results in constant  $I_{ds}$ , indicating that the top gate is not likely to accumulate charge during measurements. We estimate that a constant surface charge of  $n \approx 4.6 \times 10^{12} \text{ cm}^{-2}$  trapped on the top gate would shift the threshold voltage by ~1 V but not change the

<sup>&</sup>lt;sup>1</sup>Electrical Engineering Institute, Ecole Polytechnique Federale de Lausanne (EPFL), CH-1015 Lausanne, Switzerland, <sup>2</sup>Institute of Biotechnology, Ecole Polytechnique Federale de Lausanne (EPFL), CH-1015 Lausanne, Switzerland. \*e-mail: andras.kis@epfl.ch







**Figure 1 | Structure and AFM imaging of monolayer MoS<sub>2</sub>. a**, Three-dimensional representation of the structure of MoS<sub>2</sub>. Single layers, 6.5 Å thick, can be extracted using scotch tape-based micromechanical cleavage. **b**, Atomic force microscope image of a single layer of MoS<sub>2</sub> deposited on a silicon substrate with a 270-nm-thick oxide layer. **c**, Cross-sectional plot along the red line in **b**.

slope of the  $I_{\rm ds}$  –  $V_{\rm bg}$  curve in Fig. 3b used for estimating channel mobility. The source current versus source bias characteristics (Fig 3b, inset) is linear in the  $\pm 50$  mV range of voltages, indicating that our gold contacts are ohmic.

The on-resistance of our transistor was  $27~\mathrm{k}\Omega$  for  $V_\mathrm{ds}=10~\mathrm{mV}$  and  $V_\mathrm{bg}=10~\mathrm{V}$ , with a gate width of 4  $\mu\mathrm{m}$  and bottom gate length of 1.5  $\mu\mathrm{m}$ . We have noticed that the device resistance can increase during storage at ambient conditions for a period of two months. This could be attributed to absorption of oxygen and/or water from the environment and could be mitigated by device encapsulation.


From the data presented in Fig. 3b we can extract the low-field field-effect mobility of  $\sim 217 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  using the expression  $\mu = [dI_{ds}/dV_{bg}] \times [L/(WC_iV_{ds})]$ , where  $L=1.5 \mu \text{m}$  is the channel length,  $W=4 \mu \text{m}$  is the channel width and  $C_i=1.3 \times 10^{-4} \text{ F m}^{-2}$  is the capacitance between the channel and the back gate per unit area  $(C_i = \varepsilon_0 \varepsilon_r/d; \varepsilon_r = 3.9; d = 270 \text{ nm})$ . Note that this value represents the lower limit because of contact resistance. As our device displays ohmic  $I_{ds}-V_{ds}$  behaviour (Fig. 3b, inset),


we exclude the possibility that our field-effect behaviour is dominated by Schottky barriers at the contacts.

Although the room-temperature value of phonon-scattering limited  $^{30}$  mobility for bulk MoS $_2$  is in the 200–500 cm  $^2$  V  $^{-1}$  s  $^{-1}$  range, exfoliation of single layers onto SiO $_2$  results in a decrease of mobility to 0.1–10 cm  $^2$  V  $^{-1}$  s  $^{-1}$ . The improvement in mobility with the deposition of a high- $\kappa$  dielectric could be due to suppression of Coulomb scattering due to the high- $\kappa$  dielectric environment  $^{31}$  and modification of phonon dispersion  $^{36}$  in MoS $_2$  monolayers. Extensive future theoretical work including the calculation of phonon dispersion relations in single-layer MoS $_2$ , calculation of scattering rates on phonons and charge impurities would be needed to provide a complete picture.


Before we compare the value of mobility in our case with the mobility of graphene or thin-film silicon we should note that semiconductors such as carbon nanotubes or graphene nanoribbons mostly follow the general trend of decreasing mobility with increasing bandgap<sup>26</sup>. Even though graphene has a high room-temperature mobility of  $120,000~\rm cm^2~\rm V^{-1}~\rm s^{-1}$ , this value relates to large-area, gapless graphene<sup>6</sup>. On the other hand, measurements on 10-nm-wide graphene nanoribbons with  $E_{\rm g} \approx 400~\rm mV$  indicate mobilities lower than  $200~\rm cm^2~\rm V^{-1}~\rm s^{-1}$  (ref. 9), in good agreement with theoretical models that predict decreased mobility in small-width graphene nanoribbons due to electron–phonon scattering<sup>13</sup>. This is comparable to the mobility of  $250~\rm cm^2~\rm V^{-1}~\rm s^{-1}$  found in 2 nm thin strained silicon films<sup>37</sup>. Our MoS<sub>2</sub> monolayer has similar mobility but a higher bandgap than graphene nanoribbons<sup>9</sup>, and a smaller thickness than the thinnest silicon films fabricated to date<sup>37</sup>.

One of the crucial requirements for building integrated circuits based on single layers of  $\mathrm{MoS}_2$  is the ability to control charge density in a local manner, independently of a global back gate. We can do this by applying a voltage  $V_{\mathrm{tg}}$  to the top gate, separated from the monolayer  $\mathrm{MoS}_2$  by 30 nm of  $\mathrm{HfO}_2$  (Fig. 3a), while keeping the substrate grounded. The corresponding transfer characteristic is shown in Fig. 4a. For a bias of 10 mV we observe an





**Figure 2 | Fabrication of MoS**<sub>2</sub> **monolayer transistors. a**, Optical image of a single layer of MoS<sub>2</sub> (thickness, 6.5 Å) deposited on top of a silicon substrate with a 270-nm-thick  $SiO_2$  layer. **b**, Optical image of a device based on the flake shown in **a**. The device consists of two field-effect transistors connected in series and defined by three gold leads that serve as source and drain electrodes for the two transistors. Monolayer  $MoS_2$  is covered by 30 nm of ALD-deposited  $HfO_2$  that acts both as a gate dielectric and a mobility booster. Scale bars (**a,b**), 10  $\mu$ m. **c**, Three-dimensional schematic view of one of the transistors shown in **b**.



Current /<sub>ds</sub> (nA) 200 ·40 -20 Ó 20 40 150  $V_{ds}$  (mV)  $= 217 \text{ cm}^2 \text{ V}^{-1} \text{s}$ 100 50 0 -10 -5 Ω 5 10 Back gate voltage  $V_{\rm bg}$  (V)


**Figure 3 | Characterization of MoS**<sub>2</sub> monolayer transistors. **a**, Cross-sectional view of the structure of a monolayer MoS<sub>2</sub> FET together with electrical connections used to characterize the device. A single layer of MoS<sub>2</sub> (thickness, 6.5 Å) is deposited on a degenerately doped silicon substrate with 270-nm-thick SiO<sub>2</sub>. The substrate acts a back gate. One of the gold electrodes acts as drain and the other source electrode is grounded. The monolayer is separated from the top gate by 30 nm of ALD-grown HfO<sub>2</sub>. The top gate width for the device is 4  $\mu$ m and the top gate length, source-gate and gate-drain spacing are each 500 nm. **b**, Room-temperature transfer characteristic for the FET with 10 mV applied bias voltage  $V_{ds}$ . Backgate voltage  $V_{bg}$  is applied to the substrate and the top gate is disconnected. Inset:  $I_{ds}$ - $V_{ds}$  curve acquired for  $V_{bg}$  values of 0, 1 and 5 V.


on-current of 150 nA (37 nA  $\mu m^{-1}$ ), current on/off ratio  $I_{\rm on}/I_{\rm off}$   $> 1 \times 10^6$  for the  $\pm 4$  V range of  $V_{\rm tg}$ , an off-state current that is smaller than 100 fA (25 fA  $\mu m^{-1}$ ) and gate leakage lower than 2 pA  $\mu m^{-2}$ . The observed current variation for different values of  $V_{\rm tg}$  indicates that the field-effect behaviour of our transistor is dominated by the MoS<sub>2</sub> channel and not the contacts.

At the bias voltage  $V_{\rm ds}=500$  mV, the maximal measured oncurrent is  $10~\mu\rm A$  ( $2.5~\mu\rm A~\mu m^{-1}$ ), with  $I_{\rm on}/I_{\rm off}$  higher than  $1\times10^8$  for the  $\pm4~\rm V$  range of  $V_{\rm tg}$ . The device transconductance, defined as  $g_{\rm m}=dI_{\rm ds}/dV_{\rm tg}$  at  $V_{\rm ds}=500~\rm mV$  is  $\sim4~\mu\rm S$  ( $1~\mu\rm S~\mu m^{-1}$ ), similar to values obtained for high-performance CdS nanoribbon array transistors ( $2.5~\mu\rm S~\mu m^{-1}$  at  $V_{\rm ds}=1~\rm V)^{38}$ . High-performance top-gated graphene transistors can have normalized transconductance values as high as  $1.27~\rm mS~\mu m^{-1}$  (ref. 39). The large degree of current control in our device is also clearly illustrated in Fig. 4b, where we plot the drain–source current versus drain–source bias for different values of voltage applied to the local gate. From the channel current dependence on top-gate voltage, we deduce a subthreshold slope for the transition between the on and off states of  $74~\rm mV~dec^{-1}$  for a bias  $V_{\rm ds}=500~\rm mV$ . Being a direct gap semiconductor, single layers of  $\rm MoS_2$  offer the intriguing possibility for the realization of an interband tunnel FET, which is characterized by a turn-on sharper than the theoretical limit of 60 mV dec^{-1} for classical transistors and consequently smaller power dissipation. This feat has remained difficult in the case of silicon, an indirect gap

semiconductor, because interband transitions there require phonons and recombination centres.

To summarize, we have realized a field-effect transistor with a single, two-dimensional layer of the semiconductor MoS<sub>2</sub> as a conductive channel and HfO2 as a gate insulator. The conductive channel in our device is only 6.5 Å thick. Our transistor exhibits a room-temperature current on/off ratio exceeding  $1 \times 10^8$  and mobility of  $\sim 200 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , comparable to the mobility achieved in thin silicon films<sup>37</sup> or graphene nanoribbons<sup>9</sup>. Such a transistor could form the backbone of future electronics based on layered materials in which MoS2 transistors could be fabricated on insulating boron nitride substrates<sup>40</sup>. Our results provide an important step towards the realization of electronics and low-standby-power integrated circuits based on two-dimensional materials. Being a thin, transparent semiconducting material, MoS2 monolayers also present a wealth of new opportunities in areas that include mesoscopic physics, optoelectronics and energy harvesting. With the possibility of fabricating large-area circuits using solution-based





**Figure 4 | Local gate control of the MoS<sub>2</sub> monolayer transistor. a,**  $I_{\rm ds}$ – $V_{\rm tg}$  curve recorded for a bias voltage ranging from 10 mV to 500 mV. Measurements are performed at room temperature with the back gate grounded. Top gate width, 4  $\mu$ m; top gate length, 500 nm. The device can be completely turned off by changing the top gate bias from -2 to -4 V. For  $V_{\rm ds}=10$  mV, the  $I_{\rm on}/I_{\rm off}$  ratio is  $>1\times10^6$ . For  $V_{\rm ds}=500$  mV, the  $I_{\rm on}/I_{\rm off}$  ratio is  $>1\times10^8$  in the measured range while the subthreshold swing S=74 mV dec $^{-1}$ . Top and bottom gate leakage is negligible (Supplementary Fig. S3). Inset:  $I_{\rm ds}$ – $V_{\rm tg}$  for values of  $V_{\rm bg}=-10$ , -5, 0, 5 and 10 V. **b,**  $I_{\rm ds}$ – $V_{\rm ds}$  curves recorded for different values of  $V_{\rm tg}$ . The linear dependence of the current on bias voltage for small voltages indicates that the gold contacts are ohmic.

processing, our finding could be important for producing electronic devices that could combine the ease of processing associated with organic conductors with performance figures commonly associated with silicon-based electronics.

#### Methods

Single layers of  ${\rm MoS}_2$  were exfoliated from commercially available crystals of molybdenite (SPI Supplies Brand Moly Disulfide) using the scotch-tape micromechanical cleavage technique method pioneered for the production of graphene<sup>1</sup>. AFM imaging was performed using the Asylum Research Cypher AFM. After gold contact deposition, devices were annealed in 100 s.c.c.m. of argon and 10 s.c.c.m. H $_2$  flow at 200 °C for 2 h (ref. 28). ALD was performed in a home-built reactor using a reaction of H $_2{\rm O}$  with tetrakis(dimethylamido)hafnium (Sigma Aldrich). Electrical characterization was carried out using an Agilent E5270B parameter analyser and a home-built shielded probe station with micromanipulated probes.

Received 12 November 2010; accepted 13 December 2010; published online 30 January 2011; corrected online 17 February 2011

#### References

- Novoselov, K. S. et al. Electric field effect in atomically thin carbon films. Science 306, 666–669 (2004).
- Berger, C. et al. Ultrathin epitaxial graphite: 2D electron gas properties and a route toward graphene-based nanoelectronics. J. Phys. Chem. B 108, 19912–19916 (2004).
- 3. Novoselov, K. S. *et al.* Two-dimensional gas of massless Dirac fermions in graphene. *Nature* **438**, 197–200 (2005).
- Zhang, Y., Tan, Y.-W., Stormer, H. L. & Kim, P. Experimental observation of the quantum Hall effect and Berry's phase in graphene. *Nature* 438, 201–204 (2005).
- Du, X., Skachko, I., Duerr, F., Luican, A. & Andrei, E. Y. Fractional quantum Hall effect and insulating phase of Dirac electrons in graphene. *Nature* 462, 192–195 (2009).
- Bolotin, K. I. et al. Ultrahigh electron mobility in suspended graphene. Solid State Commun. 146, 351–355 (2008).
- The International Technology Roadmap for Semiconductors. http://www.itrs. net/Links/2009ITRS/Home2009.htm (2009).
- 8. Han, M. Y., Ozyilmaz, B., Zhang, Y. & Kim, P. Energy band-gap engineering of graphene nanoribbons. *Phys. Rev. Lett.* **98**, 206805 (2007).
- Li, X., Wang, X., Zhang, L., Lee, S. & Dai, H. Chemically derived, ultrasmooth graphene nanoribbon semiconductors. Science 319, 1229–1232 (2008).
- Jiao, L., Zhang, L., Wang, X., Diankov, G. & Dai, H. Narrow graphene nanoribbons from carbon nanotubes. *Nature* 458, 877–880 (2009).
- Sols, F., Guinea, F. & Neto, A. H. C. Coulomb blockade in graphene nanoribbons. *Phys. Rev. Lett.* 99, 166803 (2007).
- Yoon, Y. & Guo, J. Effect of edge roughness in graphene nanoribbon transistors. Appl. Phys. Lett. 91, 073103 (2007).
- Obradovic, B. et al. Analysis of graphene nanoribbons as a channel material for field-effect transistors. Appl. Phys. Lett. 88, 142102 (2006).
- Zhang, Y. et al. Direct observation of a widely tunable bandgap in bilayer graphene. Nature 459, 820–823 (2009).
- Xia, F., Farmer, D. B., Lin, Y.-M. & Avouris, P. Graphene field-effect transistors with high on/off current ratio and large transport band gap at room temperature. *Nano Lett.* 10, 715–718 (2010).
- Mak, K. F., Lee, C., Hone, J., Shan, J. & Heinz, T. F. Atomically thin MoS<sub>2</sub>: a new direct-gap semiconductor. *Phys. Rev. Lett.* 105, 136805 (2010).
- Novoselov, K. S. et al. Two-dimensional atomic crystals. Proc. Natl Acad. Sci. USA 102, 10451–10453 (2005).
- Splendiani, A. et al. Emerging photoluminescence in monolayer MoS<sub>2</sub>. Nano Lett. 10, 1271–1275 (2010).
- Banerjee, S., Richardson, W., Coleman, J. & Chatterjee, A. A new three-terminal tunnel device. *Electron Dev. Lett.* 8, 347–349 (1987).
- Frindt, R. F. Single crystals of MoS<sub>2</sub> several molecular layers thick. J. Appl. Phys. 37, 1928–1929 (1966).

- Joensen, P., Frindt, R. F. & Morrison, S. R. Single-layer MoS<sub>2</sub>. Mater. Res. Bull. 21, 457–461 (1986).
- Schumacher, A., Scandella, L., Kruse, N. & Prins, R. Single-layer MoS<sub>2</sub> on mica: studies by means of scanning force microscopy. *Surf. Sci. Lett.* 289, L595–L598 (1993).
- Kam, K. K. & Parkinson, B. A. Detailed photocurrent spectroscopy of the semiconducting group VIB transition metal dichalcogenides. *J. Phys. Chem.* 86, 463–467 (1982).
- Feldman, Y., Wasserman, E., Srolovitz, D. J. & Tenne, R. High-rate, gas-phase growth of MoS<sub>2</sub> nested inorganic fullerenes and nanotubes. *Science* 267, 222–225 (1995).
- Remskar, M. et al. Self-assembly of subnanometer-diameter single-wall MoS<sub>2</sub> nanotubes. Science 292, 479–481 (2001).
- 26. Schwierz, F. Graphene transistors. Nature Nanotech. 5, 487-496 (2010).
- Benameur, M., Radisavljevic, B., Sahoo, S., Berger, H. & Kis, A. Visibility of dichalcogenide nanolayers. http://lanl.arxiv.org/abs/1006.1048v1 (2010).
- Ishigami, M., Chen, J. H., Cullen, W. G., Fuhrer, M. S. & Williams, E. D. Atomic structure of graphene on SiO<sub>2</sub>. Nano Lett. 7, 1643–1648 (2007).
- Ayari, A., Cobas, E., Ogundadegbe, O. & Fuhrer, M. S. Realization and electrical characterization of ultrathin crystals of layered transition-metal dichalcogenides. *J. App. Phys.* 101, 014507 (2007).
- Fivaz, R. & Mooser, E. Mobility of charge carriers in semiconducting layer structures. *Phys. Rev.* 163, 743–755 (1967).
- Debdeep, J. & Aniruddha, K. Enhancement of carrier mobility in semiconductor nanostructures by dielectric engineering. *Phys. Rev. Lett.* 98, 136805 (2007).
- 32. Chen, F., Xia, J., Ferry, D. K. & Tao, N. Dielectric screening enhanced performance in graphene FET. *Nano Lett.* **9**, 2571–2574 (2009).
- Bohr, M. T., Chau, R. S., Ghani, T. & Mistry, K. The high-k solution. *IEEE Spectrum* 44, 29–35 (2007).
- 34. Mistry, K. et al. A 45 nm logic technology with high-k + metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging. IEEE Tech. Dig. IEDM 247–250 (2007).
- 35. Lemme, M. C., Echtermeyer, T. J., Baus, M. & Kurz, H. A graphene field-effect device. *IEEE Electron Dev. Lett.* **28**, 282–284 (2007).
- Fonoberov, V. A. & Balandin, A. A. Giant enhancement of the carrier mobility in silicon nanowires with diamond coating. *Nano Lett.* 6, 2442–2446 (2006).
- 37. Gomez, L., Aberg, I. & Hoyt, J. L. Electron transport in strained-silicon directly on insulator ultrathin-body n-MOSFETs with body thickness ranging from 2 to 25 nm. *IEEE Electron Dev. Lett.* **28**, 285–287 (2007).
- Duan, X. et al. High-performance thin-film transistors using semiconductor nanowires and nanoribbons. Nature 425, 274–278 (2003).
- 39. Liao, L. *et al.* High-speed graphene transistors with a self-aligned nanowire gate. *Nature* **467**, 305–308 (2010).
- Dean, C. R. et al. Boron nitride substrates for high-quality graphene electronics. Nature Nanotech. 5, 722–726 (2010).

### Acknowledgements

The authors thank G. Seifert, T. Heine and Y. Paiss for useful discussions. Device fabrication was carried out in part in the EPFL Center for Micro/Nanotechnology (CMI). Thanks go to K. Lister (CMI) for technical support with electron-beam lithography. This work was financially supported by the European Research Council (grant no. 240076, FLATRONICS: electronic devices based on nanolayers).

## **Author contributions**

B.R., J.B., V.G. and A.K. worked on device fabrication and contact optimization. A.R. built the system for atomic layer deposition of HfO<sub>2</sub>. B.R. and A.K. performed measurements and analysed the data presented in the paper and Supplementary Information. A.K. initiated the research and wrote the manuscript. All the authors read and commented on the manuscript.

## **Additional information**

The authors declare no competing financial interests. Supplementary information accompanies this paper at www.nature.com/naturenanotechnology. Reprints and permission information is available online at http://npg.nature.com/reprintsandpermissions/. Correspondence and requests for materials should be addressed to A.K.

# ERRATUM

# Single-layer MoS<sub>2</sub> transistors

B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti and A. Kis

Nature Nanotechnology doi:10.1038/nnano.2010.279 (2011); published online: 30 January 2011; corrected online: 17 February 2011.

In the version of this Letter originally published online, the label ' $V_{tg}$ ' was missing from Fig. 3a and the expression ' $\mu$  = 217 cm<sup>-2</sup>  $V_s$ ' should have read ' $\mu$  = 217 cm<sup>-2</sup>  $V^{-1}$  s<sup>-1</sup>' in Fig. 3b. These errors have now been corrected in all versions of the Letter.