Assignment-5

@ Explain the differences between RAM, ROM and Explain the differences. The prumary use cases flash memory . Obscuss. The prumary use computer for each type of memory within a computer for each type of memory within a computer bystem and explain why each is suited to it. elaspective purpose? -> RAM (Random Access Memory)

Q2.

· Volatile: Data is Lost when power is off.

· Primary Use: Temporary storage for active pray

· suitability: fast read/write espeeds make it ideal for applications and as teasles that med quick access.

2 Rom (Read - Only Memory).

· Non-Valatile: Retains data without power.

· Primary we: Permement storage for firmware and boot instructions.

· suitability: Since It's read only (or seldom writer to), ils Edeal for strong critical, unchanging code.

3. flash Memory:

·Non-Valatile: Data persists without power, but can be rewritten.

· Primary Use: Storage for data that requires occasion updates, like SSDs and USB drives.

"Entability Combines non-volability with moderate making it practical for data that needs both

be preferred over other 1/0 other techniques and justify your choice? · separate address space for 1/0. · Pros: Reduces memory space usage for devices. moting our /or 1/0. 2. Memory-Mapped 1/0: · Shares address space with memory · Bos : Simplifies addressing as 1/0 devices used wow · cons: Reduces available memory Vo Techniques: Programmed to i CPU manages 1/0 directly; simple 2. Interrupt - Driven 1/0: CPU can perform other take and is alexted 1/0 completes; efficient for moderate devices 3. Direct Memory AccesslomA): DMA controller handles data tourspoon, freezing the (PU for other tasks

example: cache interacta with main memory and -> Cache Hamouy sits between the CPU and main memory, storing frequency accessed data to speed up sedonal · Impact on Performance: Rache significantly reduces data access time; as it avoids the slower main memory. · Memory Horarchy: · CPU (fastast) -> L1 cache -> 12 Cache > 13 cache -> RAM (mainten Digmy CPU - U cache -> L2 Cache -> Hain Hamony Or Explain different cache miniony techniques, sud as duich mapping, associative mapping, and set-associative mapping. Compare each technique in terms of performance and complexity, and provide examples of how data would be stored in Cache under each mapping technique? => 1 Direct Mapping:

Mechanism: Each memony block makes to a single cache line.

· Pros: Sumple & fast

· Cons: Prone to conflicts if multiple additioners map to the same line.

· Ex:-Address 10 in memory always maps to

cache line 10%.

2. Associetive Mappingi

· Mahanisms: Any memory cache block can go into any cache line.

· Tros : Reduces conflicts.

· Cons: Slower and more complex due to full search. Ex: Addresses to can be stored in any available

3. Set Associative Mapping:

Mechanism: Divides cache into sets where each block can go easily into any line within a

· Pros: Balances b/w flexbility & speed.

· Cons: Moderately Complex

· Example: Address to maps to a vot but an into any line within that set

25. Compare isolated 1/0 and memory-mapped 1/0 in times of design complexity and class data arcers Then, describe the advantages and disadvantages of programmed 1/0, interrupt-driven 10, and direct memory access (DNA) in handling riped (output operations-Explains a scenario where DMA would

ind devability and occasional updates. cases cuter Oz. Design a suitple memory system using a combination of RAM and ROM chips specify how you would organize the memory addresses and manage data storage for officient access. Describe the factors to consider in towns of read/write processe bacers, power, and speed? -> Micro-operations are the law-level steps needed to execute an instruction, forming the basis of the forch-decode-execute cycle. RTL for LOAD RI, [Addresses]: 1 felch: ·MAR - PC · MDR - M[MAR] · IR = MDR; PC = PC+1 kn 2. Decode: Hearlify LOAD 3. Execute: ·MAR - Address " MOR - M[MAR] · RI - MDR Q3. Describe the concept of cache memory and explain its role within the memory hierarchy.

Discuss the impact of cache memory on system 1. Define RISC 4 CISC and tectures. What are the key differencesting characteristics blu the 29

Sol. RIGC is a CPU design philosophy that emphasizes a small, high-- my optimized instruction set. Features:

a. Simplicity - Fewer, highly optimized instructions

b. Load/Store-Operations are primarily reguler-based.

c. Pipelining - Designed for effectent instruction execution.

d. Fixed instruction length - Surplifies decoding.

CISC features a more extensive instruction set that includes complex instructions Set that includes complex instructions capable of performing multiple operations. Features:

a Complex fustructions - More extensive & versatile instruction

b. Variable fustruction length - Allows for complex operations in fewer instructions.

c. Memory-to-memory operations-Directly operates on memory.

d. Less Pipe Lining Effectuay - Complexity can hunder pipelining.

Differences -

ious.

pour

229 SS.

- a. Justicuction Set-RISC has a smaller set; CISC has a larger more complex Set.
- b. Execution RISC targets one instruction per cycle, CISCMay require multiple cycles.
- c. Design Focus RISCemphasizes Simplicity; CISC handles
- d. Performance-RISC optimismes through pipelining; CISC relies ou compiler optimization.
- 2. Compare f contrast the instruction sets of a typical RISC f CISC processor. Provide examples of instructions from each

Sol. RISC characteristics:

a. Simplicity - Fewer, uniform instructions b. Fixed Length - Typically 32 bits. c. Load / Store Model - Memory accessed only thru speaking load store instructions. eg. a ADD RI, R2, R3: Adds R2 & R3, Storks in 121. a.fa b. LW RI, O (R2): Loads from wemory into RI. b. Si C. SW PI, O(R2): Stores RITUTO WELLOTY d. BEO RI, RZ, Label: Branches " of RI carrels RZ CISC characteristics: a. Larger, more complex set of instructions. b. Direct-memory acress in many instructions. C. Variable instructions length. eg a Mor AX, [BX] (hove from memory to register) Gil b. ADD Ax, [BX] (Add memory value to register) Key Differences: a . Austruction count-RISC has fener, simpler instructions; CISC has many complex ones. b Execution - RISC aims for fast execution; (ISC can perform more per instruction but may be slower. c. Desqu focus-RISC emphasizes effecteurs; CISC emphasizes reducing Book Size. 3. Explain the philosophy behind the RISC approach emphasizing simp -ticity & reduced instruction complexity. How does thus philosophy impact instruction execution & performance? Sol. The RISC philosophy focuses on Simplicity & efficiency thru a small, optimized set of instructions. Key principles: a Simplicity-Ferrer, easier-to-implement instructions stream b. Fixed Instruction length - Uniform instruction size simplifies c. Load / Store describecture - Only specific instruction access

mem d. Eu

e. Pip

-cx

1mp

c. H

d. Ea

e. Rec

4. D

abili

adi

Sol.

O

6.

u

C.

d

6

Si

O

d. Emphasis on regimers - Hore general - purpose regimers ution --mize memory access, speeding up computations. e. Pipelining - The straight forward design allow for more effe--cent instruction processing in poralles. Impact on peoplormance: a faster Exection h. Suproved Pipelining c. High or throughput d. Easier Optimization c. Reduced Complexity. 4. Discuss the advantages of CISC or clittle chases, including the ability to perform complex operations with a single instruction, Give examples of situations where CISC architectures might be h advanta gous. a complex fustructions - CISC can perform complex operations with a single instruction, reducing the no. of instructions Sol. advantages: 6. Memory effected - Hore compact code can lead to reduced? memory usage, beneficial in limited - memory environments. c. Reduced Code Size - Ferrer instructions can improve cache utili-, -zation Loverall performance. d. Ease of high - level language mapping - CISC makes it easier to translate high-level constructs into machine code. e. Backward Compatibility - Supports older instructions, faul--itating the use of legacy Software. situations where CISC is advantageous: - us due to reduced code size.

b. Legacy Software - Maintains compatibility with older app

-4 cations in contical industries.

C. Complex Calculations - Effecient for mathematical oper d. Text Processing - Handles String operations with fewer -ations of data manipulation. e Development Simplicity - Simplifies programming with high-Codo & 5. Analyse the impact of PISC & CISC architectures on the design of complete language proaganimina. How design of compilers of assembly language programming. How do these architectures affect code generation of optimil zation) Sol RISC deschirecture: a Simplicity - RISC's limited instructions set implifies code generation, mapping high-level constructs easily. 6. Register Emphasis - Compiers focus on effectent register allo cation to minimize memory access. c. Austruction Scheduling - Advanced scheduling techniques optimize instruction order to pipelining. d. Uniform length-Simplifies passing fortimization processes Surpact on assaulty language: a-Stroigut: RISC assembly is Simpler, with one instruction per operation, making it easier to learn b. Optimization awareness-programmers need to consider regiser usage & pipe live effecteury. CISC and utecture: supact on compilers: a Complex fustryctions - CISC allows for fewer but more complex instructions, simplifying code for high - level operation b. High - Level Mapping - Compilers can map complex constructs disrectly to single instructions. c. Less focus ou registers - Hore reliance on memory operations can reduce the cuphasts on register management. d. Complex code generations-Requires sophisticated logic

Supacr a. Pich many b. 88 -trou

PISC on sch

CISCcarefu

6~ GIN -ded woul perfor Sel. S RIS

> a-Pa ideo b. Pe

iust bro

> C . (cou

d.

-11

Cou a.

> U 6

بک

Supact on Assumbly language: a Ridi Justicuation Set - CISC assentity is more compressions many operations possible in single instructions.

b Effociency Considerations - Coveful use of complex instrucal oper -tions is necessary to avoid ineffectualis. WRY Code Generation Coptinization: RISC - Generater more, simpler instructions; Ophinization fourts. highon scheduling freguster use 76 CISC-Spierates fewer complex instructions; optim atron involves ow careful instruction schection. iou? 6. Given a real - world application (eg. mobile devices, gorvers, embed-K -ded systems), justify whether a RISC or CISC, architecture would be more suitable, considering factors like power effectionly performance of code Size. Sol Application: Hobik Devices RISC Auchitection Justification: a. Power effectency - RISC is designed for lowpower consumption, 5585 ideal for battery - operated device b. Performance- Focus on pipelining & effectent execution of supt justructions leads to high responsiveness for mobile tasks like browsing Iganing. c. Code Size - While RESC may generate more instructions, modern compilers optimize this, intigating impact on code Size. d. Ecosystem Support: ARM dominates the mobile market provid -ing extensive developer support & optimized libraries. Composision with CISC: a Power Consumption- CISC generally consumes more power, making U-less stutable for mobile devices. b. Peerformance: CISC's complex instructions may offer some effectively but at higher energy costs & heat generation. e. Code Size - CISC can reduce code size, but RISC's effectionay has diminished this advantage in mobile applications.

7. Describe the evolution of mical processors from early CISC designs to more modern RISC flybrid architectures. What were the driving forces bolished the were the driving forces behind these changes? Characteristics - CISC orchitectures like X86 used complex Sol Evolution of uncorprocessors: Driving Forces - a Hardware Smultations - complex instructions unaximised appropriate per Invited recourted. maximized effecting with limited resources. b. Software Compatibility - Extensive instituction Sets cased transitions from older systems. Characteristics - RISC architectures focused on a small Driving forces - a. Performance - Simplicity allowed for effecient Set of simple, forthe instructions. 6. Power Effection - Low power consumption suited mobile fembedded systems. c. Technological advances - Move-transistors enabled complex features without CISC. Hybrid deschitectures (2000s - Present): characteristics - Hodern processors combine RISC &CISC princ--iples, like x86 using RISC-like operations. Driving Forces after formance & efficiency - Demands for high -per-- formance flow power led to hyporid designs.
b. Diverse applications - Varied computing needs reau--Ired flexible architectures. c. Market Competitions - Innovation driver by compe-- titou among manufacturers.