

A

B

C




D

A

B

C

D



SHIELD	F	Foot
SHIELD	F	Foot
SHIELD	F	Foot
SHIELD	F	Foot

Rev

A.0

Copyright 2014

Nexys Video

DIGILENT

BEYOND THEORY

Engineer EG

Author DL

Date 11/14/2014

Sheet# 1 out of 15

CE

ROHS

Chinese ROHS

A

B

C



D

A




B

C

D



Title		Rev
Nexys Video		A.0
Circuit		Copyright 2014
FMC Connector		
Doc# 500-316		
Engineer EG		
Author DL		
Date 11/14/2014		
Sheet# 2 out of 15		





Title		Rev
Nexys Video		A.0
Circuit		Audio
Doc#		500-316
Engineer		EG
Author		DL
Date		11/14/2014
Sheet#		4 out of 15




DIGILENT
 BEYOND THEORY

For more information about this parts please refer to:

www.analog.com/adp150 Ultralow Noise, 150 mA CMOS Linear Regulator
www.analog.com/adau1761 SigmaDSP Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL



Load IC10 or Q7-Q8











For more information about this parts please refer to:

www.analog.com/AD8195 (HDMI/DVI Buffer with Equalization)

Title <h1>Nexys Video</h1>		Rev A.0 Copyright 2014
Circuit DisplayPort, HDMI Sink		
Doc# 500-316		
Engineer EG		
Author DL		
Date 11/14/2014		
Sheet# 6 out of 15		

This page intentionally left blank.






VCC2V5


IC20A

BANK 13



XC7A200T-1SBG484C

IC20G




XC7A200T-1SBG484C

VCC3V3

IC20B


BANK 14




XC7A200T-1SBG484C

IC20C

BANK 15




XC7A200T-1SBG484C




Title		Rev
Nexys Video		A.0
Circuit		Copyright 2014
FPGA Banks		
Doc# 500-316		
Engineer EG		
Author DL		
Date 11/14/2014		
Sheet# 10 out of 15		


DIGILENT
 BEYOND THEORY



VADJ



VCC3V3



VCC1V5





Title
Nexys Video

Rev
A.0
Copyright 2014


Circuit
FPGA Banks
Doc# 500-316
Engineer EG
Author DL
Date 11/14/2014
Sheet# 11 out of 15







Title Nexys Video		Rev A.0 Copyright 2014
Circuit DDR3	 DIGILENT® BEYOND THEORY	
Doc# 500-316		
Engineer EG		
Author DL		
Date 11/14/2014		
Sheet# 13 out of 15		










For more information about this parts please refer to:

www.analog.com/adp5052 5-Channel Integrated Power Solution with Quad Buck Regulators and 200 mA LDO Regulator

Title Nexys Video		Rev A.0 Copyright 2014
Circuit Power		
Doc# 500-316		
Engineer EG		
Author DL		
Date 11/14/2014		
Sheet# 14 out of 15		





For more information about this parts please refer to:

www.analog.com/adp2370 High Voltage, 1.2 MHz/600 kHz, 800 mA, Low Quiescent Current Buck Regulator
www.analog.com/adr127 Precision, Micropower LDO Voltage References in TSOT
www.analog.com/adp123 5.5 V Input, 300 mA, Low Quiescent Current CMOS Linear Regulator
www.analog.com/adp2384 20 V, 4 A, Synchronous, Step-Down DC-to-DC Regulator
www.analog.com/adg804 0.5 ? CMOS 1.65 V TO 3.6 V 4-Channel Multiplexe

Title		Rev	
Nexys Video		A.0	
Circuit Power		Copyright 2014	
Doc# 500-316			
Engineer EG			
Author DL			
Date 11/14/2014			
Sheet# 15 out of 15			



DIGILENT
BEYOND THEORY