User Documentation

MAXwel

MAX ii Workbench for Education and Learning

Michael Hohenstein

August 14, 2024

Contents

1 Hardware

1.1 Pinmap

To access the onboard LEDs, buttons and switches, knowing the connected GPIO pin of the FPGA is necessary. An overview about the accessories placed on the board is depicted in Fig. 1.1. This picture also numbered all of them for later identification where the corresponding pinmap is given in the subsequent sections.



Figure 1.1: Floorplan of the MAXwel with labeled peripheral devices.

1.1.1 Power

The power supply is connected to the board via a barrel jack. A power button is placed next to the jack to turn the board on and off. To indicate the power state, a power LED is placed on the board that always lights when the board is powered.

1.1.2 Clocks

The board has two clock sources, a 50 MHz oscillator and a 14.7456 MHz oscillator. Both are connected to special GPIO pins that are dedicated for clock signals. These pins provide a low skew and jitter free clock signal and provide access to the internal global clock network of the FPGA.

Clock	FPGA Pin
50 MHz	PIN_12
14.7456 MHz	PIN_14

1.1.3 LEDs

The board has 16 LEDs, 8 green and 8 red, that can be controlled by the FPGA. To turn an LED on the corresponding pin has to be set to high.

LED number	LED Green FPGA Pin	LED Red FPGA Pin
1	PIN_86	PIN_18
2	PIN_88	PIN_17
3	PIN_90	PIN_16
4	PIN_92	PIN_15
5	PIN_96	PIN_8
6	PIN_98	PIN_7
7	PIN_100	PIN_6
8	PIN_2	PIN_5

1.1.4 Buttons and Switches

The board is equipped with 4 buttons and 8 switches. The buttons are debounced with a 8 kHz low pass filter and should drive the input pin to high when pressed.

Button number	FPGA Pin
1	PIN_3
2	PIN_4
3	PIN_19
4	PIN_20

The switches are also debounced with a 8 kHz low pass filter and should drive the input pin to high when the switch is in the upper position.

Switch number	FPGA Pin
1	PIN_85
2	PIN_87
3	PIN_89
4	PIN_91
5	PIN_95
6	PIN_97
7	PIN_99
8	PIN_1

1.1.5 Seven Segment Display

The MAXwel is equipped with a four digit seven segment display. The seven segment displays have a common anode: to turn on a segment the corresponding pin has to be set to high. The labels for the segments are depicted in Fig. 1.2.



Figure 1.2: Seven segment display with labeled segments.

Segment Name	Segment 1	Segment 2	Segment 3	Segment 4
A	PIN_	PIN_	PIN_	PIN_
B	PIN_	PIN_	PIN_	PIN_
C	PIN_	PIN_	PIN_	PIN_
D	PIN_	PIN_	PIN_	PIN_
E	PIN_	PIN_	PIN_	PIN_
F	PIN_	PIN_	PIN_	PIN_
G	PIN_	PIN_	PIN_	PIN_
DP	PIN_	PIN_	PIN_	PIN_

1.1.6 External pin header

The orientation of the external pin header is determined by the reference triangle. All Pins on the pin header are connected directly to the GPIO pins of the FPGA so take care when connecting external devices to the board. Do not exceed the voltage range of 0 V to 3.3 V and do not draw too much current from the pins. The pin header is depicted in Fig. 1.3.



Figure 1.3: External pin header with labeled pins.

1.1.7 Programming header

The programming header is used to program the FPGA with a JTAG programmer. The pinout of the programming header is depicted in Fig. 1.4. The *TCK* pin is connected to a 10 kΩ pull down resistor and the *TDI*, *TMS* and *TDO* pins are connected to a 10 kΩ pull up resistor.



Figure 1.4: Programming header with labeled pins.