# EAST WEST UNIVERSITY

DEMRTMENT OF ELECTRICAL & ELECTRONIC ENGINEERING

COURSE TITLE ! VLSI CIRCUIT & SYSTEMS

COURSE CODE : EEE 416

COLIRGE INSTRUCTOR: DR. MOHAMMAD MOJAMMEL AL HAKIM

PROJECT TITLE: NOR 3 INPUT SCHEMATIC SYMBOL

& LAYOUT GENERATION

STUDENT NAME: SAKIB HASAN MITUL

STUDENT ID : 2020-1-80-092

SUBMISSION DATE: 1st January 2025

### OBJECTIVE

The objective of this project is to design a 8-input NOR gate using Cadence Vintuoso, including it's schematic, symbol and layout. The design process involves analyzing the cincuit's penturmance using pulse signals and ensuring propen stanctionality. Through LVS and DRC. This project makes as similian with 45 nm CMOS technology and sebrication process.

# Methodology

The design process starts with constructing the schematic born the sinput NOR gate in Cudence vintuoso using NMOS and PMOS transistores. The schematic is simulated with equate wave inputs to ensure proper functionality. A symbol born the circuit is then created to enable it's use in hierarchial designs. The Layout is designed based on the schematic. following 45 nm cmos technology design reales. Afterwards, the design undergoes LVS to variety that the Layout matches the schematic and DRC to ensure it meets stabrication tuiles. Then the layous at 45 nm mostels are shown to underestand how the stabrication happens.

# Schematic diagram of the 3 input NOR gate and its performance analysis




Fig 1: Schematic diagram of the 3 input NOR gate




Fig 2 : Schematic diagram of the 3 input NOR gate attached with Vdc and Vpulse sources




Fig 3: Vdc/VDD specifications




Fig 4: Vpulse connected in pin A specifications




Fig 5: Vpulse connected in pin B specifications




Fig 5: Vpulse connected in pin C specifications




Fig 7: Performance analysis using square wave signals

Output signal is only high when all the input signals (A,B,C) are low and for all other combinations of the input signals, the output signal stays low.

# **Symbol Draw**




Fig 8: Symbol of the 3 input NOR gate

## SCHEMATIC DESCRIPTION:

The provided schematic represents a 8 input NoR gate designed using emost technology. It comprises a parallel pmos network and a service NMOS network. The PMOS (3) transistors pull the output high (VDD) when all inputs (A,B,C) are low, while the NMOS transistors pull the output low when any input is high. The circuit dunctions according to the NOR gate dogic, where the output is the compliment of the OR operation of the inputs, expressed as OUT = (ATB+C).

# PERFORMANCE ANALYSIS:

The transient nessonse of the circuit conditions its contract functionality. The output numains high only when all inputs one low and transitions to low as soon as any of the inputs is high. Smooth transitions condition nethable operation with predictable delays, due to the charging and discharging of the load capacitance, characteristic of cross gates.

Grenall, the 3 input NOR gate perstorms as expected, demonstrating connect logic operation. The DC response durchen validates the circuits behavioure by showing a rapid transition of the output votage as the input voltage exosses the threshold level.

#### **Layout Draw**




Fig 9: Layout design of 3 input NOR gate

#### **Run LVS**




Fig 10: LVS is clean




Fig 11: LVS run results

#### **Run DRC**




Fig 12: DRC error lists




Fig 13: Metal1.SP error in layout

Fixed METAL1.SP.1.1 error in layout by shifting metal layers farther from each other.

Fixed NW.W.1 error by increasing the PMOS width from 120nm to 240nm.

Fixed POLY.SP.3 error by shifting the VIA a little far from the poly layer.

## Layout after fixing all 3 errors




Fig 14: Final layout of the 3 input NOR gate




Fig 15: Final layout of the 3 input NOR gate

# Run DRC again for checking errors



Fig 16: No error found in DRC

Sequential description of possible process steps to tabricate the 45 nm cmos device.

# 1. Substrate Preparation

- \* Start with a P-type silicon water
- + Perturn oxidation to create a thin silicon dioxide layer ton Isolation.

### 2. Well Formation

- \* Use photolithography and ion implantation to define the N-well and P-well regions.
- \* Anneal the wafer to activate dopants and repair lattice damage.

# 3. Polysilican Grate Formation and Field Oxide Formation

- + use the LOCOS on 5TI (shallow Thench Isolation) technique to isolate the transistons. This prevents current leakage between adjacent devices.
- + Deposite a thin oxide layer as a gate dielectric
- \* Deposite and pattern pollysiticon using photolithography.

# 4. Source and Drain Implantation

- \* Define the active rugions for the source and drain.
- \* Pentorum light doping for the LDD negions.
- \* Use spacer itemmation and a second, howevier implantation to Complete the source and dreain doping.

- 5. Contact Formation.
  - \* Open Mius (contacts) in the oxide layer to expose the source and drain terminal
  - \* Reptusented by the ted contact Ivia dayers, these ensure electrical connectivity between metal layers and underlying components.
  - 6. Metal layer Deposition and Patterning.
- \* Deposit the trinst metal layer and pattern it as per the layout.
  - of This forms the interconnections for inputs (A,B,C), output (out), vpp and god.
- Add additional metal layers as needed, isepanded separated by interlayer dielectrics (IIPs) with vias connecting them.




Fig 17: Nwell formation in P type substrate




Fig 18: Oxide formation in the substrate




Fig 19: Gate formation above the gate oxide




Fig 20: After providing N+ implant (forming LDD and HDD in NMOS)




Fig 21: After providing P+ implant




Fig 22: Putting in the contract window




Fig 23: Final layout after providing connection with metal layer1

Comments about the 45 nm technology.

The 45 nm CMOS technogy was a majore leap terward in semiconductore manufacturing introducing innovations like high-K metal gates to reduce gate leakge and improve pertoremance. With a smaller treature size, it enabled higher transferor density, tresulting in taster processors and more extrictent power usage.

This technology allowed tore operating voltages around 1.7 reducing overall power consumption. Challenges including managing short-channel effects and variability. Which were mitigated through advance stain engineering and precise. lithography.

### Condusion.

This project successfully designed and implemented a 3 input NOR gate using 45 nm cMos technology, showcasing the extileiency, of advanced semiconductors processes. The layout optimization and adherence to dubrication and requirements ensured trunctionality and reliability. By leveraging low powers and high-density design techniques the project highlights the potential of 45 nm technology in modern digital circuits and provides insights then future advancements in VIST systems.