

第2回輪講資料

4321 野秋 琳太郎

2025 年 6 月 27 日

指導教員 宮田 尚起

1. はじめに

LED で光通信をして、「糸なし糸電話」をやりたい。

2. 班の進捗

全体の進捗は図1のとおりである。今週で、デジタル信号による通信に必要な要素が一通り揃ったことになる。




図 1. 全体の進捗

3 のとおりである。これは uart を 16bit に拡張したものであり、データは最上位ビットから順に送られる。論理合成の結果を表1に示す。表より,fpga の容量には余裕があることが分かる。




図 2. 回路のブロック図




図 3. 使用する通信のプロトコル

3. 野秋の進捗

受信側で使用する FPGA の回路をすべて書いた。回路は図2に示すような構成になっている。

Uart モジュールが受け取る通信のプロトコルは図

4. 今後の予定

現状,送信したデータを図4のように反転して受信していた。これはFPGA で受信したデータを反転させることで対応したい。

表 1. 合成のレポート

| Resource Utilization Summary | | |
|------------------------------|---------------------------|-------------|
| Resource | Usage | Utilization |
| Logic | 97(93 LUT, 4 ALU) / 20736 | <1% |
| Register | 97 / 16173 | <1% |
| –Register as Latch | 0 / 16173 | 0% |
| –Register as FF | 97 / 16173 | <1% |
| BSRAM | 0 / 46 | 0% |




図 4. LED にかけた電圧と, 受光素子で受信した電圧




図 5. 合成した top モジュール




図 6. 合成した uart モジュール




図 7. 合成した dac モジュール

5. 書いた回路たち

Listing 1: top モジュール

```
1 // top_module.sv
2 module top_module (
3     input wire clk_27mhz, // 27MHz FPGA Clock (e.g., from an oscillator)
4     input wire reset_n,   // Active low reset
5     input wire uart_rxd,  // UART Receive Data input (connect to external UART Tx
6                             pin)
7
8     // PT8211 DAC outputs
9     output logic dac_bck, // Bit Clock
10    output logic dac_ws,  // Word Select
11    output logic dac_din  // Data Input
12 );
13
14 // Internal wires for connecting modules
15 wire [15:0] uart_rx_data;
16 wire uart_data_available;
17
18 // Instantiate UART Receiver
19 uart_rx uart_receiver_inst (
20     .clock          (clk_27mhz),
21     .reset           (~reset_n), // uart_rx expects active high reset
22     .RxD             (uart_rxd),
23     .Rx_buffer       (uart_rx_data),
24     .Rx_available    (uart_data_available)
25 );
26
27 // Register to hold the last received UART data
28 logic [15:0] dac_input_data;
29
30 // Logic to latch UART data into DAC input when available
31 always_ff @(posedge clk_27mhz or negedge reset_n) begin
32     if (!reset_n) begin
33         dac_input_data <= 16'b0;
34     end else begin
35         if (uart_data_available) begin
36             dac_input_data <= uart_rx_data; // Latch new data from UART
37         end
38     end
39 end
40
41 // Instantiate DAC Driver
42 dac dac_driver_inst (
43     .clk_27mhz      (clk_27mhz),
44     .reset_n        (reset_n),
45     .audio_data_in  (dac_input_data), // Pass the latched UART data to DAC
46     .bck            (dac_bck),
47     .ws             (dac_ws),
48     .din            (dac_din)
49 );
50
51 endmodule
```

Listing 2: uart モジュール

```

1 module uart_rx(
2     input clock,
3     input reset,
4     input RxD,
5     output logic [15:0] Rx_buffer, // Changed to 16-bit
6     output logic Rx_available
7 );
8 parameter baud_rate=9600;
9
10 // FPGAのクロック周波数/ボーレート
11 parameter baud_div=(27000000/baud_rate)-1;
12
13 // 信号のハラのぶぶん (center of the bit period)
14 parameter valid=baud_div/2;
15
16 // マシンのステート
17 typedef enum logic {
18     idle=0,
19     trns=1
20 } uart_state;
21
22 logic [11:0] Rx_baud_counter; // Counter for baud rate division
23 logic [4:0] Rx_bit_counter; // Changed to accommodate up to 18 bits (1 start + 16
    data + 1 stop)
24 logic Rx_prev; // Previous state of RxD for edge detection
25 wire Rx_strt; // Detects start bit
26 wire Rx_trig; // Triggers at the center of each bit
27 logic [17:0] Rx_queue; // Changed to 16 data bits + 1 start bit + 1 stop bit
28 uart_state Rx_state;
29
30 // Rx立下り検知 (Detect falling edge on RxD for start bit)
31 assign Rx_strt = (Rx_state==idle && Rx_prev==1 && RxD==0) ? 1'b1 : 1'b0;
32
33 always@(posedge clock or negedge reset)begin
34     if(!reset) Rx_prev <= 1'b1;
35     else Rx_prev <= RxD;
36 end
37
38 always @(posedge clock or negedge reset) begin
39     if(!reset) Rx_baud_counter <= 12'b0;
40     else begin
41         // Reset counter on start bit detection or when baud_div is reached
42         if (Rx_strt || Rx_baud_counter == baud_div) begin
43             Rx_baud_counter <= 12'b0;
44         end else begin
45             Rx_baud_counter <= Rx_baud_counter + 1'b1;
46         end
47     end
48 end
49
50 // Rx_trig: Trigger when Rx_baud_counter reaches the 'valid' point (center of the
    bit)

```

```

51 assign Rx_trig = (valid == Rx_baud_counter) ? 1'b1 : 1'b0;
52
53 always_ff@(posedge clock or negedge reset)begin
54     if(!reset)begin
55         Rx_bit_counter <= 5'b0;
56         Rx_state <= idle;
57         Rx_available <= 1'b0;
58         Rx_buffer <= 16'b0; // Initialize Rx_buffer
59         Rx_queue <= 18'b0; // Initialize Rx_queue
60     end
61     else begin
62         case(Rx_state)
63             idle: begin
64                 Rx_available <= 1'b0; // Clear Rx_available when idle
65                 if(Rx_strt)begin
66                     Rx_state <= trns;
67                     Rx_bit_counter <= 5'b0; // Reset bit counter
68                 end
69             end
70             trns: begin
71                 if(Rx_trig)begin
72                     // Store the received bit into the queue
73                     Rx_queue[Rx_bit_counter] <= RxD;
74                     Rx_bit_counter <= Rx_bit_counter + 1'b1; // Increment bit
75                                     counter
76
77                     // Check if all 16 data bits + 1 start bit + 1 stop bit have
78                     // been received
79                     // Total bits: 1 (start) + 16 (data) + 1 (stop) = 18 bits.
80                     // Rx_bit_counter will go from 0 to 17.
81                     if(Rx_bit_counter == 17) begin // After receiving the 18th bit
82                         (the stop bit)
83                         Rx_state <= idle; // Go back to idle state
84                         // Data bits are from index 1 to 16 in Rx_queue
85                         (Rx_queue[16:1])
86                         // Assuming LSB first, Rx_queue[1] is the first data bit,
87                         Rx_queue[16] is the last.
88                         // If MSB first, you would need to reverse the order.
89                         // Standard UART is LSB first.
90                         Rx_buffer <= Rx_queue[16:1]; // Extract 16 data bits
91                         Rx_available <= 1'b1; // Indicate new data is available
92                     end
93                 end
94             end
95             default: Rx_state <= idle; // Should not happen, but for completeness
96         endcase
97     end
98 end
99 endmodule

```


Listing 3: dac モジュール

```

1 module dac(
2     input wire clk_27mhz,           // 27MHz FPGA Clock
3     input wire reset_n,             // Active low reset
4     input wire [15:0] audio_data_in, // 16-bit audio data input (always valid)
5     // input wire data_valid,        // Removed: assuming audio_data_in is always
        valid and updated externally
6
7     output logic bck,               // Bit Clock to PT8211 (Pin 1)
8     output logic ws,               // Word Select to PT8211 (Pin 2)
9     output logic din               // Data Input to PT8211 (Pin 3)
10 );
11
12 // --- Parameters ---
13 localparam BCK_PERIOD_CYCLES_27MHZ = 2; // 27MHz / 2 = 13.5MHz BCK. Max BCK is
        18.4MHz.
14 localparam BITS_PER_CHANNEL = 16;      // 16-bit DAC
15 localparam TOTAL_BITS_PER_WS_CYCLE = BITS_PER_CHANNEL * 2; // 16 bits for Right
        + 16 bits for Left
16
17 // --- Internal Registers ---
18 logic [4:0] bck_toggle_counter; // For BCK generation
19 logic [4:0] bit_counter;        // Counts bits within a WS cycle (0 to 31)
20 logic [15:0] current_audio_data_shifter; // Holds data for shifting out
21
22 // --- BCK Generation ---
23 // BCK toggles at 13.5MHz
24 always_ff @(posedge clk_27mhz or negedge reset_n) begin
25     if (!reset_n) begin
26         bck_toggle_counter <= '0;
27         bck <= 0;
28     end else begin
29         if (bck_toggle_counter == (BCK_PERIOD_CYCLES_27MHZ - 1)) begin
30             bck_toggle_counter <= '0;
31             bck <= ~bck; // Toggle BCK
32         end else begin
33             bck_toggle_counter <= bck_toggle_counter + 1;
34         end
35     end
36 end
37
38 // --- WS and DIN Generation ---
39 always_ff @(posedge clk_27mhz or negedge reset_n) begin
40     if (!reset_n) begin
41         ws <= 0; // Start with WS low for Right Channel
42         bit_counter <= '0;
43         current_audio_data_shifter <= '0;
44         din <= 0;
45     end else begin
46         // Load new audio data at the beginning of each word cycle
47         // This assumes audio_data_in is stable for a whole WS cycle
48         // and updates synchronously or asynchronously but prior to the start
        of a new frame.

```

```

49     if (bit_counter == 0 && bck_toggle_counter == 0 && bck == 0) begin
50         current_audio_data_shifter <= audio_data_in; // Load data for Right
           Channel
51     end
52     // Reload for Left channel when bit_counter transitions to 16
53     else if (bit_counter == BITS_PER_CHANNEL && bck_toggle_counter == 0 &&
54         bck == 0) begin
55         current_audio_data_shifter <= audio_data_in; // Load same data for
           Left Channel
56     end
57
58     // Update WS based on bit_counter
59     if (bit_counter < BITS_PER_CHANNEL) begin
60         ws <= 0; // WS low for Right Channel
61     end else begin
62         ws <= 1; // WS high for Left Channel
63     end
64
65     // Shift DIN data on the falling edge of BCK (to ensure stability on
       rising edge)
66     // The PT8211 shifts DIN data on the rising edge of BCK.
67     // Therefore, DIN needs to be stable *before* the rising edge.
68     // We update DIN when bck is low and bck_toggle_counter is at half the
       period, ready for the next bck rising edge.
69     if (bck_toggle_counter == (BCK_PERIOD_CYCLES_27MHZ / 2 - 1) && bck ==
70         1) begin // This is when BCK is still high, before it goes low.
71         din <= current_audio_data_shifter[BITS_PER_CHANNEL - 1]; // MSB
           first
72         current_audio_data_shifter <= current_audio_data_shifter << 1; //
           Shift left for next bit
73         bit_counter <= bit_counter + 1;
74     end
75
76     // Reset bit_counter for next word cycle after all bits are sent
77     if (bit_counter == TOTAL_BITS_PER_WS_CYCLE && bck_toggle_counter ==
78         (BCK_PERIOD_CYCLES_27MHZ - 1)) begin
79         bit_counter <= 0;
80     end
81 end
endmodule

```

Listing 4: IO の割当

```
1 //Copyright (C)2014-2024 Gowin Semiconductor Corporation.
2 //All rights reserved.
3 //File Title: Physical Constraints file
4 //Tool Version: V1.9.10 (64-bit)
5 //Part Number: GW2A-LV18PG256C8/I7
6 //Device: GW2A-18
7 //Device Version: C
8 //Created Time: Fri 06 20 15:59:50 2025
9
10 IO_LOC "dac_din" P15;
11 IO_PORT "dac_din" IO_TYPE=LVCMS18 PULL_MODE=UP DRIVE=8 BANK_VCCIO=1.8;
12 IO_LOC "dac_ws" P16;
13 IO_PORT "dac_ws" IO_TYPE=LVCMS18 PULL_MODE=UP DRIVE=8 BANK_VCCIO=1.8;
14 IO_LOC "dac_bck" N15;
15 IO_PORT "dac_bck" IO_TYPE=LVCMS18 PULL_MODE=UP DRIVE=8 BANK_VCCIO=1.8;
16 IO_LOC "uart_rxd" J14;
17 IO_PORT "uart_rxd" IO_TYPE=LVCMS18 PULL_MODE=UP BANK_VCCIO=1.8;
18 IO_LOC "reset_n" T10;
19 IO_PORT "reset_n" IO_TYPE=LVCMS18 PULL_MODE=UP BANK_VCCIO=1.8;
20 IO_LOC "clk_27mhz" H11;
21 IO_PORT "clk_27mhz" IO_TYPE=LVCMS18 PULL_MODE=UP BANK_VCCIO=1.8;
```