第2回輪講資料

4321 野秋 琳太郎

2025年6月27日

指導教員 宮田 尚起

1. はじめに

LED で光通信をして、「糸なし糸電話」をやりたい.

2. 班の進捗

全体の進捗は図1のとおりである。今週で,デジタル信号による通信で必要な要素が一通り揃ったことになる。



図 1. 全体の進捗

3 のとおりである. これは uart を 16bit に拡張したものであり、データは最上位ビットから順に送られる.

論理合成の結果を表 1 に示す。表より、fpga の容量には余裕があることが分かる。




図 2. 回路のブロック図




図 3. 使用する通信のプロトコル

3. 野秋の進捗

受信側で使用する FPGA の回路をすべて書いた. 回路は図 2 に示すような構成になっている.

Uart モジュールが受け取る通信のプロトコルは図 せることで対応したい.

4. 今後の予定

現状,送信したデータを図4のように反転して受信していた.これはFPGAで受信したデータを反転させることで対応したい.

表 1. 合成のレポート

Resource Utilization Summary		
Resource	Usage	Utilization
Logic	97(93 LUT, 4 ALU) / 20736	<1%
Register	97 / 16173	<1%
-Register as Latch	0 / 16173	0%
-Register as FF	97 / 16173	<1%
BSRAM	0 / 46	0%




図 4. LED にかけた電圧と, 受光素子で受信した電圧




図 5. 合成した top モジュール




図 6. 合成した uart モジュール




図 7. 合成した dac モジュール

5. 書いた回路たち

Listing 1: top モジュール

```
// top_module.sv
2 module top_module
      input wire clk_27mhz, // 27MHz FPGA Clock (e.g., from an oscillator)
      input wire reset_n, // Active low reset
      input wire uart_rxd, // UART Receive Data input (connect to external UART Tx
          pin)
      // PT8211 DAC outputs
      output logic dac_bck, // Bit Clock
      output logic dac_ws, // Word Select
      output logic dac_din // Data Input
11
  );
      // Internal wires for connecting modules
12
      wire [15:0] uart_rx_data;
      wire uart_data_available;
14
15
      // Instantiate UART Receiver
16
      uart_rx uart_receiver_inst (
17
          .clock
                            (clk_27mhz),
18
                            (~reset_n), // uart_rx expects active high reset
           .reset
           .RxD
                            (uart_rxd),
20
           .Rx_buffer
                            (uart_rx_data),
21
           .Rx_available
                            (uart_data_available)
22
      );
      // Register to hold the last received UART data
24
      logic [15:0] dac_input_data;
25
      // Logic to latch UART data into DAC input when available
27
      always_ff @(posedge clk_27mhz or negedge reset_n) begin
28
          if (!reset_n) begin
               dac_input_data <= 16'b0;</pre>
30
          end else begin
31
               if (uart_data_available) begin
                   dac_input_data <= uart_rx_data; // Latch new data from UART</pre>
33
34
          end
35
      end
      // Instantiate DAC Driver
37
      dac dac_driver_inst (
38
           .clk_27mhz
                            (clk_27mhz),
           .reset_n
                            (reset_n),
40
          .audio_data_in (dac_input_data), // Pass the latched UART data to DAC
41
                            (dac_bck),
           .bck
           .ws
                            (dac_ws),
43
           .din
                            (dac_din)
44
      );
46
47 endmodule
```

```
module uart_rx(
      input clock,
      input reset,
      input RxD,
      output logic [15:0] Rx_buffer, // Changed to 16-bit
      output logic Rx_available
  );
8 parameter baud_rate=9600;
10 // FPGAのクロック周波数/ボーレイト
parameter baud_div=(27000000/baud_rate)-1;
13 // 信号のハラのぶぶん (center of the bit period)
parameter valid=baud_div/2;
15
16 // マシンのステート
17 typedef enum logic {
      idle=0,
18
      trns=1
19
20 } uart_state;
22 logic [11:0] Rx_baud_counter; // Counter for baud rate division
23 logic [4:0] Rx_bit_counter; // Changed to accommodate up to 18 bits (1 start + 16
      data + 1 stop)
                               // Previous state of RxD for edge detection
10gic Rx_prev;
25 wire Rx_strt;
                               // Detects start bit
                               // Triggers at the center of each bit
26 wire Rx_trig;
27 logic [17:0] Rx_queue;
                               // Changed to 16 data bits + 1 start bit + 1 stop bit
28 uart_state Rx_state;
30 // Rx立下り検知 (Detect falling edge on RxD for start bit)
31 assign Rx_strt = (Rx_state==idle && Rx_prev==1 && RxD==0) ? 1'b1 : 1'b0;
32
33 always@(posedge clock or negedge reset)begin
      if(!reset) Rx_prev <= 1'b1;</pre>
34
      else Rx_prev <= RxD;</pre>
35
36 end
37
  always @(posedge clock or negedge reset) begin
38
      if(!reset) Rx_baud_counter <= 12'b0;</pre>
39
      else begin
40
          // Reset counter on start bit detection or when baud_div is reached
41
          if (Rx_strt || Rx_baud_counter == baud_div) begin
              Rx_baud_counter <= 12'b0;</pre>
43
          end else begin
44
              Rx_baud_counter <= Rx_baud_counter + 1'b1;</pre>
          end
46
      end
47
48 end
49
50 // Rx_trig: Trigger when Rx_baud_counter reaches the 'valid' point (center of the
      bit)
```

```
assign Rx_trig = (valid == Rx_baud_counter) ? 1'b1 : 1'b0;
  always_ff@(posedge clock or negedge reset)begin
53
       if(!reset)begin
54
           Rx_bit_counter <= 5'b0;</pre>
           Rx_state <= idle;</pre>
56
           Rx_available <= 1'b0;</pre>
57
           Rx_buffer <= 16'b0; // Initialize Rx_buffer</pre>
           Rx_queue <= 18'b0; // Initialize Rx_queue</pre>
59
       end
60
       else begin
61
           case(Rx_state)
62
               idle: begin
63
                    Rx_available <= 1'b0; // Clear Rx_available when idle</pre>
                    if(Rx_strt)begin
                        Rx_state <= trns;</pre>
66
                        Rx_bit_counter <= 5'b0; // Reset bit counter</pre>
67
                    end
               end
69
               trns: begin
                    if(Rx_trig)begin
                        // Store the received bit into the queue
72
                        Rx_queue[Rx_bit_counter] <= RxD;</pre>
73
                        Rx_bit_counter <= Rx_bit_counter + 1'b1; // Increment bit</pre>
                            counter
75
                        // Check if all 16 data bits + 1 start bit + 1 stop bit have
                            been received
                        // Total bits: 1 (start) + 16 (data) + 1 (stop) = 18 bits.
77
                        // Rx_bit_counter will go from 0 to 17.
                        if(Rx_bit_counter == 17) begin // After receiving the 18th bit
79
                             (the stop bit)
                             Rx_state <= idle; // Go back to idle state</pre>
80
                             // Data bits are from index 1 to 16 in Rx_queue
81
                                 (Rx queue[16:1])
                             // Assuming LSB first, Rx_queue[1] is the first data bit,
82
                                 Rx\_queue[16] is the last.
                             // If MSB first, you would need to reverse the order.
83
                             // Standard UART is LSB first.
84
                             Rx_buffer <= Rx_queue[16:1]; // Extract 16 data bits</pre>
                             Rx_available <= 1'b1; // Indicate new data is available
                        end
87
                    end
               end
89
               default: Rx_state <= idle; // Should not happen, but for completeness
90
           endcase
       end
92
  end
93
  endmodule
```

```
module dac(
      input wire clk_27mhz,
                                      // 27MHz FPGA Clock
                                      // Active low reset
      input wire reset_n,
      input wire [15:0] audio_data_in, // 16-bit audio data input (always valid)
      // input wire data_valid,
                                    // Removed: assuming audio_data_in is always
          valid and updated externally
      output logic bck,
                                      // Bit Clock to PT8211 (Pin 1)
      output logic ws,
                                     // Word Select to PT8211 (Pin 2)
      output logic din
                                      // Data Input to PT8211 (Pin 3)
10);
11
      // --- Parameters ---
12
      localparam BCK_PERIOD_CYCLES_27MHZ = 2; // 27MHz / 2 = 13.5MHz BCK. Max BCK is
          18.4MHz.
      localparam BITS_PER_CHANNEL = 16;
                                                // 16-bit DAC
14
      localparam TOTAL_BITS_PER_WS_CYCLE = BITS_PER_CHANNEL * 2; // 16 bits for Right
          + 16 bits for Left
16
      // --- Internal Registers ---
17
      logic [4:0] bck_toggle_counter; // For BCK generation
      logic [4:0] bit_counter;
                                      // Counts bits within a WS cycle (0 to 31)
19
      logic [15:0] current_audio_data_shifter; // Holds data for shifting out
      // --- BCK Generation ---
22
      // BCK toggles at 13.5MHz
      always_ff @(posedge clk_27mhz or negedge reset_n) begin
          if (!reset_n) begin
25
              bck_toggle_counter <= '0;</pre>
              bck <= 0;
          end else begin
28
               if (bck_toggle_counter == (BCK_PERIOD_CYCLES_27MHZ - 1)) begin
29
                   bck_toggle_counter <= '0;</pre>
                   bck <= ~bck; // Toggle BCK
31
               end else begin
32
                   bck_toggle_counter <= bck_toggle_counter + 1;</pre>
33
               end
34
          end
35
      end
36
37
      // --- WS and DIN Generation ---
38
      always_ff @(posedge clk_27mhz or negedge reset_n) begin
39
          if (!reset_n) begin
              ws <= 0; // Start with WS low for Right Channel
41
               bit_counter <= '0;</pre>
42
              current_audio_data_shifter <= '0;</pre>
              din <= 0;
44
          end else begin
45
              // Load new audio data at the beginning of each word cycle
               // This assumes audio_data_in is stable for a whole WS cycle
47
               // and updates synchronously or asynchronously but prior to the start
48
                  of a new frame.
```

```
if (bit_counter == 0 && bck_toggle_counter == 0 && bck == 0) begin
49
                   current_audio_data_shifter <= audio_data_in; // Load data for Right</pre>
                        Channel
51
               // Reload for Left channel when bit_counter transitions to 16
52
               else if (bit_counter == BITS_PER_CHANNEL && bck_toggle_counter == 0 &&
53
                   bck == 0) begin
                   current_audio_data_shifter <= audio_data_in; // Load same data for</pre>
                       Left Channel
55
               // \ \textit{Update WS based on bit\_counter}
57
               if (bit_counter < BITS_PER_CHANNEL) begin</pre>
58
                   ws <= 0; // WS low for Right Channel
59
               end else begin
                   ws <= 1; // WS high for Left Channel
61
               end
62
               // Shift DIN data on the falling edge of BCK (to ensure stability on
64
                   rising edge)
               // The PT8211 shifts DIN data on the rising edge of BCK.
65
               // Therefore, DIN needs to be stable *before* the rising edge.
66
               // We update DIN when bck is low and bck_togqle_counter is at half the
67
                   period, ready for the next bck rising edge.
               if (bck_toggle_counter == (BCK_PERIOD_CYCLES_27MHZ / 2 - 1) && bck ==
68
                   1) begin // This is when BCK is still high, before it goes low.
                   din <= current_audio_data_shifter[BITS_PER_CHANNEL - 1]; // MSB</pre>
69
                       first
                   current_audio_data_shifter <= current_audio_data_shifter << 1; //</pre>
70
                       Shift left for next bit
                   bit_counter <= bit_counter + 1;</pre>
71
               end
72
73
               // Reset bit_counter for next word cycle after all bits are sent
74
               if (bit_counter == TOTAL_BITS_PER_WS_CYCLE && bck_toggle_counter ==
75
                   (BCK_PERIOD_CYCLES_27MHZ - 1)) begin
                   bit_counter <= 0;</pre>
76
               end
77
           end
78
       end
79
  endmodule
```

Listing 4: IO の割当

```
1 //Copyright (C)2014-2024 Gowin Semiconductor Corporation.
2 //All rights reserved.
3 //File Title: Physical Constraints file
4 //Tool Version: V1.9.10 (64-bit)
5 //Part Number: GW2A-LV18PG256C8/I7
6 //Device: GW2A-18
7 //Device Version: C
s //Created Time: Fri 06 20 15:59:50 2025
10 IO_LOC "dac_din" P15;
11 IO_PORT "dac_din" IO_TYPE=LVCMOS18 PULL_MODE=UP DRIVE=8 BANK_VCCIO=1.8;
12 IO_LOC "dac_ws" P16;
13 IO_PORT "dac_ws" IO_TYPE=LVCMOS18 PULL_MODE=UP DRIVE=8 BANK_VCCIO=1.8;
14 IO_LOC "dac_bck" N15;
15 IO_PORT "dac_bck" IO_TYPE=LVCMOS18 PULL_MODE=UP DRIVE=8 BANK_VCCIO=1.8;
16 IO_LOC "uart_rxd" J14;
17 IO_PORT "uart_rxd" IO_TYPE=LVCMOS18 PULL_MODE=UP BANK_VCCIO=1.8;
18 IO_LOC "reset_n" T10;
19 IO_PORT "reset_n" IO_TYPE=LVCMOS18 PULL_MODE=UP BANK_VCCIO=1.8;
20 IO_LOC "clk_27mhz" H11;
10_PORT "clk_27mhz" IO_TYPE=LVCMOS18 PULL_MODE=UP BANK_VCCIO=1.8;
```