PNCESS NORA BINT ABDULRAHMAN UNIVERSITY College of Computer and Information Sciences



CS207 Project

Third Semester 2023

Computer Architecture

Section 6C4

Group 17

Section #	NAME	ID
6c4	Mjd Mohammed Alamri	443007585
6c4		

Abstract:

The purpose of this project is to design, simulate and implement a Arithmetic Logic Unit (ALU) using Active-HDL Verilog. The ALU performs various arithmetic and logical operations, including addition, subtraction, logical AND, logical OR, logical NOT and logical XOR.

Our goal is to create a highly efficient and accurate ALU that can perform all five operations reliably. We used Active-HDL Verilog to design the ALU and Control units, which involves writing code that describes the behavior of the circuit.

Introduction:


Since our goal is to create an arithmetic logic unit (ALU) and control unit (CU) we have designed one using Verilog Language.


First, we will Discuss what ALU is? ALU is a major component of the computer its main job is to do all processes related to arithmetic and logic operations in some computers the ALU is divided into two unit's arithmetic unit (AU) and logic unit (LU). [1]

For the CU, it is circuitry that directs operations within a computer's processor. It helps the computer's units to know how to respond to instructions received from a program. [2]

And this are pictures to describe the design of each unit:

Structure - The Control Unit





Explain what ALU is And how does the ALU control work:


As previously said, ALU is a major component of the computer. Its main job is to do all processes related to arithmetic and logic operations, therefore our project's job is to do all the operations we need such as: ADD, SUB, NOT, AND, OR and XOR.

An ALU can be designed to calculate many different operations. When the operations become more complex, the ALU will also become more expensive. [3]

Different operation as carried out by ALU can be categorized as follows:

- -logical operations: AND, OR, NOT and XOR.
- -bit-shifting operations: shift a certain number either to left or right.
- -Arithmetic operations: ADD and SUB. [4]

Since we are using MIPS ISA, there will be 3 different Instruction Formats, R-type, I-type, and J-type each one has exactly 32 bits wide but divided into different sections as shown in the below picture.




- R-type has 2 main conditions, all the operands must be **register** and opcode must be **zero**. It can do addition, subtraction, shift, NOT, AND, OR and XOR.
- The main condition for I-type the Operands must be Immediate. It is used for ALU instructions fields, load and store and conditional branches.
- J-type used for unconditional jump instruction. [5]

Since we need to perform ADD, SUB, NOT, AND, OR and XOR all we will use is R-type instructions.

If we want to do any instruction of course we will need help from the control unit, the Control Unit is also connected to ALU and main memory through buses. [6]

It will fetch the instruction from the memory and sends it to ALU. After reading the opcode it will know which operation to perform and then after the ALU finish the calculations it will send back the output to the main memory.

This is a basic diagram to describe the relationship in the simplest way:



There are 9 signals that will be out of CU, RegDst, ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite, Branch, ALUOp (we wrote it as 2bits). They will be determined by which format or operation chosen. Since we will be doing R-type the signals will be as following:

- RegDst = 1
- ALUSrc = 0
- MemtoReg = 0
- RegWrite = 1
- MemRead = 0
- MemWrite = 0
- Branch = 0
- ALUOp (2bits) = 10. [7]

Snapshots of the code:

-module dd:

```
module dd ();
wire [3:0] CONT;
ALUu_CONTROLu atl(CONT);
ALUoperator at2 (CONT, result, carry, ZeroFlag, input1, input2);
endmodule
```

This is the basic module, here we connect module ALUu_CONTROLu and module ALUoperator to be able to do the simulation.

-module ALUu_CONTROLu:

```
module ALUu_CONTROLu(CONT);

number of module ALUu_CONTROLu(CONT);

uvire [3:0] CONT;

autive [1:0] ALUOp;

CONTROL_UNIT atalso(RegDst, ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite, Branch, ALUOp, OPc);

ALU_UNIT at(ALUOp, FUN, CONT);

endmodule
```

Here we join module CONTROL_UNIT and module ALU_UNIT as one design to be able to connect them to the rest of the program at module dd.

-module ALU UNIT:

```
module ALU_UNIT(ALUOp, FUN, CONT);
20
21
     input[1:0] ALUOp;
     input[5:0] FUN;
22
     output reg[3:0] CONT;
23
24
    always @ (ALUOp or FUN) //====
     begin
25
26
      //what kind of opration is it?
         if (ALUOp == 2'bl0) // it stands for R-type
28
         begin
           if ( FUN == 6'bl00000)
         begin
             CONT=4'b0010;
          end
      //subtract-
           else if (FUN==6'b100010)
       begin
             CONT=4'b0110;
          end
40
         //andss
             else if (FUN==6'b100100)
        begin
             CONT=4'b0000;
43
44
           end
45
      //OR||
            else if (FUN==6'b100101)
       begin
            CONT=4'b0001;
           end
     //NOT ~
       else if (FUN==6'b100111)
         begin
             CONT=4'b1100;
       //XOR
else if (FUN==6'b100110)
         begin
             CONT=4'b0100;
           end
       else
          begin
             CONT=4'bxxxx;
       endmodule
```

This module is responsible for determining what arithmetic or logic operation will be used based on what function will be entered and what control signal will be an output.

Inputs: ALUop (ALU operation (R-type), 2bits ,it is an output from module CONTROL_UNIT), FUN(function value, 6bits).

Output: CONT(control signal,4bits).

-CONTROL UNIT:

```
module CONTROL UNIT (RegDst, ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite, Branch, ALUOp, OPc);
71
             // (MAIN CONTROL)
72
     input[5:0] OPc;
73
     output reg [1:0] ALUOp;
     output reg RegDst, ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite, Branch;
75
     always @ (OPc)
76
       if (OPc== 0)
77
78
          begin
79
           RegDst=1'bl; //1
80
           ALUSrc=1'b0; //2
           MemtoReg=1'b0; //3
81
           RegWrite=1'b1;//4
MemRead=1'b0; //5
MemWrite=1'b0;//6
82
         MemWrite=1'bu,,,
Branch=1'b0; //7
ALUOp=2'b10;//8 & 9
83
84
85
88 endmodule
```

This module is responsible for determining the 9 control signals for R-type.

Inputs: OPc(Operation code, 6 bits) .

Output:RegDst,ALUSrc,MemtoReg,RegWrite,MemRead,MemWrite,Branch(control signals, all are 1 bit), ALUop(control signal, 2bits(ALUop1 and ALUop0)).

-module ALUoperator:


```
module ALUoperator(CONT, result, carry, ZeroFlag, input1, input2);
     input [3:0] CONT;
     input [31:0]input1,input2;
     output reg[31:0] result;
    output reg ZeroFlag, carry;
    always @ (input) or input2 or CONT)
         //carry with add only-----
         carry = 1'b0;
        if (CONT==4'b0010) //add+
          begin
             assign {carry,result} = input1+input2; //there might be carry
        else if (CONT==4'b0110)//subtract-
         result = input1 - input2; //no carry could happen
           else if (CONT==4'b0000)//and&&
           result = input1 & input2; end
        else if (CONT==4'b0001)//OR||
113
          begin
               result = input1 | input2;
           end
        else if (CONT==4'bl100)//NOT ~
         begin
           result = ~( input1 | input2 );
end
        else if (CONT==4'b0100) //XOR ^
         begin
              result = input1 ^ input2;
          begin
              result = 32'hxxxxxxxx; //each X indicates 4 binary bits in hexa (no value)
                         ----zero flag-----
       if (result==32'd0)
         begin
131
         ZeroFlag=1'b1;
      else
        ZeroFlag=1'b0;
136
         end
```

here we assign each arithmetic and logic operation we will need, and the Result, output zero bit and Carry.

Inputs: CONT(control signal,4bits, it is an output from module ALU_UNIT), input1 and input2(the inputs we will use the operation on, each is 32bits).

Output: result(the output result, 32 bits), ZeroFlag(output zero bit, 1 bit), carry(carry of the result, 1 bit).

Snapshot of the diagram:



Snapshots of the Simulation trace:

Add:

Name	Value	Stimulator	1 . 20 . 1 . 40
input2 input2	00000001	<= 00000001	(00000001
	00000003	<= 00000011	(00000003
■ CONT	2		(2
• carry	0		
 ZeroFlag 	0		
result result	00000004		(00000004
CONT CONT	2		(2
■ ALU0p	2		(2
FUN ■ FUN	20	<= 100000	(20
● Branch	0		
⊕ • ALUOp	2		(2
⊕ ► OPc	00	<= 000000	(00
■ RegWrite	1		
• MemRead	0		
■ MemWrite	0		
 MemtoReg 	0		
■ RegDst	1		
◆ ALUSrc	0		

Sub:

Name	Value	Stimulator	1 . 20 . 1 . 40 .
■ • input2	00000001	<= 00000001	(00000001
	00000003	<= 00000011	(00000003
■ CONT	6		(6
• carry	0		
 ZeroFlag 	0		
result result	00000002		(00000002
⊕ • CONT	6		(6
■ ► ALUOp	2		(2
FUN	22	<= 100010	(22
● Branch	0		
■ • ALUOp	2		(2
⊕ ► OPc	00	<= 000000	(00
 RegWrite 	1		
 MemRead 	0		
 MemWrite 	0		
 MemtoReg 	0		
■ RegDst	1		
 ALUSrc 	0		

Or:

Name	Value	Stimulator	1 . 20 .
input2 input2	00000001	<= 00000001	(00000001
	00000000	<= 00000000	(00000000
■ CONT	1		(1
● carry	0		
■ ZeroFlag	0		
⊕ result	00000001		(00000001
	1		(1
■ ALU0p	2		(2
FUN	25	<= 100101	(25
- Branch	0		
± → ALUOp	2		(2
⊕ ► OPc	00	<= 000000	(00
■ RegWrite	1		
→ MemRead	0		
■ MemWrite	0		
■ MemtoReg	0		
■ RegDst	1		
◆ ALUSrc	0		

Not:

Name	Value	Stimulator	1 . 20 4
	00000001	<= 00000001	(00000001
	00000001	<= 00000001	(00000001
■ CONT	С		(c
• carry	0		
 ZeroFlag 	0		
result result	FFFFFFE		(FFFFFFFE
■ • CONT	С		(C
■ ALUOp	2		(2
FUN	27	<= 100111	(27
● Branch	0		
⊕ • ALUOp	2		(2
■ • OPc	00	<= 000000	(00
■ RegWrite	1		
■ MemRead	0		
■ MemWrite	0		
■ MemtoReg	0		
■ RegDst	1		
- ALUSic	0		

And:

Name		Value	Stimulator	1 . 20 .
⊕ • inp	put2	00000001	<= 00000001	(00000001
± ► inp	put1	00000000	<= 00000000	(00000000
⊕ • CC	DNT	0		(0
· ca	erry	0		
• Ze	eroFlag	1		
± • re:	sult	00000000		(00000000
# • CC	ONT	0		(0
⊕ ► AL	.UOp	2		(2
⊕ ► FL	JN	24	<= 100100	(24
→ Br	anch	0		
⊕ • AL	.UOp	2		(2
⊕ • OF	Pc	00	<= 000000	(00
• Re	egWrite	1		
- M	emRead	0		
- M	emWrite	0		
- M	emtoReg	0		
● Re	egDst	1		
- AL	USrc	0		

Xor:

Name	Value	Stimulator	1 . 20 . 1
	00000001	<= 00000001	(00000001
■ • input1	00000001	<= 00000001	(00000001
■ CONT	4		(4
• carry	0		
 ZeroFlag 	1		
■ • result	00000000		(00000000
■ • CONT	4		(4
■ ► ALUOp	2		(2
FUN ■ FUN	26	<= 100110	(26
 Branch 	0		
■ • ALUOp	2		(2
■ • OPc	00	<= 000000	(00
■ RegWrite	1		
 MemRead 	0		
 MemWrite 	0		
MemtoReg	0		
■ RegDst	1		
- ALUSrc	0		

References:

- [1]. Tutorialspoints, Arithmetic Logic Unit (ALU) (tutorialspoint.com)
- [2]. Computer hope, What is a Control Unit? (computerhope.com)
- [3].[4]. Tutorialspoints, Arithmetic Logic Unit (ALU) (tutorialspoint.com)
- [5].David A Patterson and John L. Hennessy, Computer Organization and Design, 2014
- [6]. QodiQ, <u>ALU(Arithmetic Logic Unit)</u> and <u>CU(Control Unit)</u>. <u>Definitions</u>, <u>Types</u>, Working, and Data Path. 2021 QodiQ
- [7] David A Patterson and John L. Hennessy, Computer Organization and Design, 2014