


# Debouncer

## 1.0

## Features

- Eliminates unwanted oscillations on digital input lines



## General Description

Mechanical switches and relays tend to make and break connections for a finite time before settling down to a stable state. Within this settling time, the digital circuit can see multiple transitions as the switch contacts bounce between make or break conditions.

The Debouncer component takes an input signal from a bouncing contact and generates a clean output for digital circuits. The component will not pass the signal to the output until the predetermined period of time when the switch bouncing settles down. In this way, the circuit will respond to only one pulse generation performed by the pressing or releasing of the switch and not several state transitions caused by contact bouncing.

For more details on switch debouncing please see application note AN60024.

## When to Use a Debouncer

A Debouncer component can be used to debounce the input digital signal from most types of switches. Since it does a lot of work that could otherwise be done by firmware, it can be used when a firmware-based switch debouncing solution is not practical.

## Input/Output Connections

This section describes the input and output connections for the Debouncer component. An asterisk (\*) in the list of I/Os indicates that the I/O may be hidden on the symbol under the conditions listed in the description of that I/O.

### d – Input

The input that is sampled. It is usually connected to an input Pin component.

## clock – Input

**Clock** used to sample the 'd' input. Its frequency depends on anticipated **transition time of the signal. This must be high enough that the system is responsive, but low enough** to sample only once during an input transition. A clock between 10 and 200 Hz is expected to suffice.

## q – Output

Filtered output value. Sampled value of 'd' input at each clock rising edge.

## pos – Output \*

Positive edge. This output goes high one clock cycle after a positive edge is detected and stays high for one clock cycle. Displays if a **Positive edge** is selected under the **Edge type** parameter.

## neg – Output \*


Negative edge. This output goes high one clock cycle after a negative edge is detected and stays high for one clock cycle. Displays if a **Negative edge** is selected under the **Edge type** parameter.

## either – Output \*

Either edge. This output goes high one clock cycle after either a positive or negative edge is detected and stays high for one clock cycle. Displays if a **Either edge** is selected under the **Edge type** parameter.

# Component Parameters

Drag a Debouncer component onto your design and double-click it to open the **Configure** dialog.



## Signal Width

This parameter configures the signal width that will be filtered. This value can be set between 1 and 32. The default setting is **1 bit**.

## Edge Type

Determines whether each of the 'pos', 'neg' and/or 'either' edge detection is enabled for the component. By default the detection of all edges is enabled.

## Clock Selection

There is no internal clock in this component. You must attach a clock source. This component operates from a single clock connected to the component.

## Sample Firmware Source Code

PSoC Creator provides many example projects that include schematics and example code in the Find Example Project dialog. For component-specific examples, open the dialog from the Component Catalog or an instance of the component in a schematic. For general examples, open the dialog from the Start Page or **File** menu. As needed, use the **Filter Options** in the dialog to narrow the list of projects available to select.

Refer to the “Find Example Project” topic in the PSoC Creator Help for more information..

## Functional Description


The Debouncer component provides a hardware method of eliminating the oscillations that occur on transitions of an input digital signal that comes from switches and relays when their contacts touch or release. [Figure 1](#) shows a typical switch debounce operation.

The sample period ( $t_{\text{CLOCK}}$ ) is set by the anticipated switch bounce time ( $t_{\text{BOUNCE}}$ ), which is the time it takes for the signal to stabilize at the new state when the switch is opened or closed. During the bounce time, the state of the signal is essentially unknown – at any time during that period it could be either 0 or 1. You should not sample more than once during that period or you may detect an extra transition.

**Note** that the delay from an input transition to an edge detect at one of the outputs ( $t_{\text{PD\_POS}}$ ,  $t_{\text{PD\_NEG}}$  and  $t_{\text{PD\_EITHER}}$ ) is between 1 and 2 sample periods. The 'q' output is the sampled value of 'd' input.



### Figure 1. Timing Diagram




## Block Diagram and Configuration

The N-bit debouncer is equivalent to N 1-bit debouncers. The implementation uses the PLD portion of one or more of the UDBs. [Figure 2](#) shows the circuit for 1-bit debouncer.

The clock input is used to sample the switch input 'd'. As noted previously, a clock frequency of 10 to 200 samples per second is usually appropriate. The first DFF is used to sample the switch input. The second DFF stores the previous sample, and the logic gates are used to implement edge detection.

### Figure 2. Block Diagram



## Resources

The Debouncer component is placed in the **PLD portion of one or more of the UDBs**. The component utilizes five macrocells per input signal bit in maximal configuration.

## DC and AC Electrical Characteristics

Specifications are valid for  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$  and  $T_J \leq 100\text{ }^{\circ}\text{C}$ , except where noted.  
Specifications are valid for 1.71 V to 5.5 V, except where noted.

### AC Characteristics

Parameter	Description	Min	Typ	Max	Unit
f <sub>CLOCK</sub>	Component clock frequency	–	200	–	Hz

## Component Changes

This section lists the major changes in the component from the previous version.

Version	Description of Changes	Reason for Changes / Impact
1.0.c	Minor datasheet edits.	
1.0.b	Minor datasheet edits.	
1.0.a	Added timing diagram in Functional Description section. Updated component's block diagram.	Clarification of component operation.
1.0	Version 1.0 is the first release of the Debouncer component	

© Cypress Semiconductor Corporation, 2012-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.

