


Team Name: Reggit



Mohamed Khaled Ahmed
Mohamed Ahmed Asar
Mohamed Hatem Abdelmenem

1) Snippets from the waveforms captured from QuestaSim for the design with inputs assigned values and output values visible:



```

VSIM 37> run -all
# Congrates every thing worked as expected
# ** Note: $stop      : top_TB.v(97)
#   Time: 620 ns   Iteration: 1   Instance: /top_TB
# Break in Module top_TB at top_TB.v line 97


```


2) Synthesis snippets for each encoding

-Gray encoding.



- Schematic after the elaboration & synthesis


-Elaboration:





-Synthesis:





- Synthesis report showing the encoding used (gray):


State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	001
WRITE	011	010
READ_ADD	010	100
READ_DATA	111	011

INFO: [Synth 8-3354] encoded FSM with state register 'cs\_reg' using encoding 'gray' in module 'slave'

- Timing report snippet (gray):

Design Timing Summary		
Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5.445 ns	Worst Hold Slack (WHS): 0.144 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 94	Total Number of Endpoints: 94	Total Number of Endpoints: 40
All user specified timing constraints are met.		

- Snippet of the critical path highlighted in the schematic: (gray)



Synthesis report showing the encoding used (one\_hot):


State	New Encoding	Previous Encoding
IDLE	00001	000
CHK_CMD	00010	001
WRITE	00100	010
READ_ADD	01000	100
READ_DATA	10000	011

INFO: [Synth 8-3354] encoded FSM with state register 'cs\_reg' using encoding 'one-hot' in module 'slave'

Timing report snippet (one\_hot):

General Information	Setup	Hold	Pulse Width
Timer Settings	Worst Negative Slack (WNS): 5.898 ns	Worst Hold Slack (WHS): 0.142 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Design Timing Summary	Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Clock Summary (1)	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Check Timing (4)	Total Number of Endpoints: 96	Total Number of Endpoints: 96	Total Number of Endpoints: 42
Intra-Clock Paths	All user specified timing constraints are met.		
sys_clk_pin	Setup 5.898 ns (10)		
	Hold 0.142 ns (10)		

Snippet of the critical path highlighted in the schematic (one\_hot):



Synthesis report showing the encoding used (sequential):


State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	001
WRITE	010	010
READ_ADD	011	100
READ_DATA	100	011

INFO: [Synth 8-3354] encoded FSM with state register 'cs\_reg' using encoding 'sequential' in module 'slave'

Timing report snippet (sequential):

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5.898 ns	Worst Hold Slack (WHS): 0.142 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 94	Total Number of Endpoints: 94	Total Number of Endpoints: 40

Snippet of the critical path highlighted in the schematic (sequential):







3) Implementation snippets for each encoding

1) one hot encoding

- Utilization report:

Reports

Design Runs

Power

Methodology

Timing

Utilization

Q

≡

⬇

%

Hierarchy

Name	1	Slice LUTs (20800)	Slice Registers (41600)	Slice (8150)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
<div> <div>▼</div> <div>N top</div> </div>		28	39	13	28	14	0.5	5	1
<div> <div>🔍</div> <div>reggit_ram (ram)</div> </div>		3	17	5	3	0	0.5	0	0
<div> <div>🔍</div> <div>reggit_slave (slave)</div> </div>		25	22	10	25	13	0	0	0

- Timing report snippet:

ports

Design Runs

Power

Methodology

Timing


Utilization

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5.675 ns	Worst Hold Slack (WHS): 0.054 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 97	Total Number of Endpoints: 97	Total Number of Endpoints: 42

All user specified timing constraints are met.

- FPGA device snippet:



3) Implementation snippets for each encoding

1) seq encoding

- Utilization report:

Utilization									
Hierarchy									
Name	Slice LUTs (20800)	Slice Registers (41600)	Slice (8150)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)	
top	26	37	13	26	13	0.5	5	1	
reggit_ram (ram)	3	17	5	3	0	0.5	0	0	
reggit_slave (slave)	23	20	10	23	11	0	0	0	

- Timing report snippet:

Tcl ConsoleMessagesLogReportsDesign RunsPowerMethodologyTiming x

Q⏏⚙●


Design Timing Summary

General InformationTimer SettingsDesign Timing SummaryClock Summary (1)Check Timing (4)Intra-Clock PathsInter-Clock PathsOther Path Groups

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5.213 ns	Worst Hold Slack (WHS): 0.101 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 95	Total Number of Endpoints: 95	Total Number of Endpoints: 40
All user specified timing constraints are met.		

Timing Summary - Impl\_1 (saved)

- FPGA device snippet:



## ❖ Conclusion:

- The best encoding is one hot.

4) Snippet of the “Messages” tab showing no critical warnings or errors after running elaboration, synthesis, implementation and a successful bitstream generation.

