Team Name: Reggit




Mohamed Khaled Ahmed

Mohamed Ahmed Asar


Mohamed Hatem Abdelmenem


1) Snippets from the waveforms captured from QuestaSim for the design with inputs assigned values and output values visible:




```
VSIM 37> run -all
# Congrates every thing worked as expected
# ** Note: $stop : top_TB.v(97)
# Time: 620 ns Iteration: 1 Instance: /top_TB
# Break in Module top_TB at top_TB.v line 97
```


- 2) Synthesis snippets for each encoding
- -Gray encoding.
- Schematic after the elaboration & synthesis
- -Elaboration:






-Synthesis:








• Synthesis report showing the encoding used (gray):


· · · · · · · · · · · · · · · · · · ·		
State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	001
WRITE	011	010
READ_ADD	010	100
READ_DATA	111	011

INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'gray' in module 'slave'

• Timing report snippet (gray):



• Snippet of the critical path highlighted in the schematic: (gray)



Synthesis report showing the encoding used (one hot):


State	New Encoding	Previous Encoding
IDLE	00001	1 000
CHK_CMD	00010	001
WRITE	00100	010
READ_ADD	01000	100
READ_DATA	10000	011

INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'slave'

Timing report snippet (one_hot):




Snippet of the critical path highlighted in the schematic (one_hot):




Synthesis report showing the encoding used (sequential):

State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	001
WRITE	010	010
READ_ADD	011	100
READ DATA	100	011

Timing report snippet (sequential):



Snippet of the critical path highlighted in the schematic (sequential):




3) Implementation snippets for each encoding

1)gray encoding


• Utilization report:



• Timing report snippet:




• FPGA device snippet:




3) Implementation snippets for each encoding

1) one hot encoding


• Utilization report:



• Timing report snippet:




• FPGA device snippet:




3) Implementation snippets for each encoding

1) seq encoding


• Utilization report:



• Timing report snippet:



• FPGA device snippet:



* Conclusion:

- The best encoding is one hot.

4) Snippet of the "Messages" tab showing no critical warnings or errors after running elaboration, synthesis, implementation and a successful bitstream generation.

