
Project 1: DSP

REGGIT



DIGITAL DESIGN ENGINEER:

Mohamed Khaled Ahmed

RTL Code:

```
module sel_reg(D,clk,E,rst,out);
parameter size=18;
parameter z=1;
parameter RSTTYPE="SYNC";
input [size-1:0] D;
input clk,rst,E;
output [size-1:0]out;
reg [size-1:0]temp;
generate
    if (z) begin
        if(RSTTYPE=="SYNC")begin
            always @(posedge clk ) begin
                if(rst)temp<=0;
                else if(E)temp<=D;</pre>
            end
        end
        else begin
            always @(posedge clk or posedge rst) begin
                 if(rst)temp<=0;
                 else if(E)temp<=D;
            end
        end
        assign out = temp;
    end
    else assign out=D;
endgenerate
endmodul.e
```

```
module
DSP48A1(A,B,Bcin,C,D,carryin,M,P,carryout,
carryoutF,clk,opmode,ceA,ceB,ceC,cecarryin,ceD,ceM,ceopmode
,ceP,rstA,rstB,rstC,rstcarryin,rstD,rstM,rstopmode,rstP,Bcout,Pcin,Pcout);
```

```
parameter AOREG = 0;
parameter A1REG = 1;
parameter BOREG = 0;
parameter B1REG = 1;
parameter CREG = 1;
parameter DREG = 1;
parameter MREG = 1;
parameter PREG = 1;
parameter CARRYINREG = 1;
parameter CARRYOUTREG = 1;
parameter OPMODEREG = 1;
parameter CARRYINSEL ="OPMODE5";
parameter B_INPUT ="DIRECT";
parameter RSTTYPE ="SYNC";
 input [17:0]A,B,D;
 input [47:0]C,Pcin;
 input [17:0]Bcin;
 input clk, carryin;
 input [7:0]opmode;
 input rstA,rstB,rstM,rstP,rstC,rstD,rstcarryin,rstopmode;
 input ceA,ceB,ceM,ceP,ceC,ceD,cecarryin,ceopmode;
//outputs
output [17:0]Bcout;
output [47:0]Pcout,P;
output [35:0]M;
output carryout, carryoutF;
  //wires
 wire [17:0]Bmux out;
  wire [17:0]AOREG_out,BOREG_out,DREG_out,A1REG_out,adder1,adder1_mux_out,B1REG_out;
 wire [47:0]CREG_out, PREG_out;
  wire [35:0] multiply out, MREG out, M buff;
 wire carryin_MUX_out,CIN;
  wire [7:0] opmode_reg_out;
 wire [47:0]DAB_conc;
  wire [47:0]Xmux out,Zmux out,adder2 out;
```

```
reg [47:0]reg_X_temp,reg_Z_temp;
// verilog design
assign Bmux_out=(B_INPUT =="DIRECT")? B :(B_INPUT =="CASCADE")? Bcin:0;
sel_reg #(18,A0REG,RSTTYPE) _A0REG(A,clk,ceA,rstA,A0REG_out);//A0REG
sel_reg #(18,A1REG,RSTTYPE) _A1REG(A0REG_out,clk,ceA,rstA,A1REG_out);//A1REG
sel_reg #(18,BOREG,RSTTYPE) _BOREG(Bmux_out,clk,ceB,rstB,BOREG_out);//BOREG
sel_reg #(48,CREG,RSTTYPE) _CREG (C,clk,ceC,rstC,CREG_out);//CREG
sel reg #(18,DREG,RSTTYPE) DREG (D,clk,ceD,rstD,DREG out);//DREG
sel_reg #(8,0PMODEREG,RSTTYPE) _OPMODEREG(opmode,clk,ceopmode,rstopmode_reg_out);//opcodereg
assign adder1=(opmode_reg_out[6])? (DREG_out-B0REG_out) : (DREG_out+B0REG_out)://first adder
assign adder1_mux_out=(opmode_reg_out[4])? adder1 : BOREG_out;
sel_reg #(18,B1REG,RSTTYPE) _B1REG(adder1_mux_out,clk,ceB,rstB,B1REG_out); //B1REG
assign Bcout=B1REG_out;
assign multiply_out=A1REG_out*B1REG_out;
sel_reg #(36,MREG,RSTTYPE) _MREG (multiply_out,clk,ceM,rstM,MREG_out);//MREG
assign M_buff=MREG_out;
assign M=M buff;
assign carryin_MUX_out=(CARRYINSEL =="OPMODE5")? opmode_reg_out[5]:(CARRYINSEL =="CARRYIN")? carryin : 0;
sel_reg #(1,CARRYINREG,RSTTYPE) _CYI(carryin_MUX_out,clk,cecarryin,rstcarryin,CIN);
```

```
always @(*) begin
    case (opmode_reg_out[1:0])
        0:reg X temp=0;
        1:reg_X_temp={12'b0,MREG_out};
        2:reg_X_temp=Pcout;
        3:reg_X_temp=DAB_conc;
    endcase
assign DAB_conc={DREG_out[11:0],A1REG_out,B1REG_out};
assign Xmux_out=reg_X_temp;
always @(*) begin
    case (opmode_reg_out[3:2])
        0:reg_Z_temp=0;
        1:reg Z temp=Pcin;
        2:reg Z temp=Pcout;
        3:reg Z temp=CREG out;
    endcase
end
assign Zmux_out=reg_Z_temp;
assign {carry,adder2_out}=(opmode_reg_out[7])?(Zmux_out-(Xmux_out+carryin)):(Zmux_out+Xmux_out+carryin);
sel_reg #(48,PREG,RSTTYPE) _PREG (adder2_out,clk,ceP,rstP,P);
assign Pcout=P;
sel_reg #(1,CARRYOUTREG,RSTTYPE) _CARRYOUTREG (carry,clk,cecarryin,rstcarryin,carryout);
assign carryoutF=carryout;
assign Pcout=P;
```

Testbench Code:

```
module DSP_TB();
reg [17:0]A,B,D;
reg [47:0]C,Pcin;
reg [17:0]Bcin;
reg clk, carryin;
reg [7:0]opmode;
reg rstA,rstB,rstM,rstP,rstC,rstD,rstcarryin,rstopmode;
reg ceA,ceB,ceM,ceP,ceC,ceD,cecarryin,ceopmode;
wire [17:0]Bcout dut;
wire [47:0]Pcout_dut,P_dut;
wire [35:0]M_dut;
wire carryout_dut,carryoutF_dut;
DSP48A1 dut(A,B,Bcin,C,D,carryin,M_dut,P_dut,carryout_dut,carryoutF_dut,
            clk,opmode,ceA,ceB,ceC,cecarryin,ceD,ceM,ceopmode,ceP,rstA,
            rstB,rstC,rstcarryin,rstD,rstM,rstopmode
            ,rstP,Bcout_dut,Pcin,Pcout_dut);
initial begin
    clk=0;
    forever begin
        #5;
        clk=~clk;
    end
```

```
initial begin
   rstA=1;
   rstB=1;
   rstM=1;
   rstP=1;
   rstC=1;
   rstD=1;
   rstcarryin=1;
   rstopmode=1;
   repeat(50)begin
       ceA=$random;
       ceB=$random;
       ceM=$random;
       ceP=$random;
       ceC=$random;
       ceD=$random;
       cecarryin=$random;
       ceopmode=$random;
       A=$random;
       B=$random;
       D=$random;
       C=$random;
       Pcin=$random;
       Bcin=$random;
       carryin=$random;
       opmode=$random;
       @(negedge clk);
       if(M_dut!=0 || P_dut!=0 || Bcout_dut!=0 || carryout_dut!=0 || carryoutF_dut!=0 || P_dut!=0)begin
           $display("Error");
           $stop;
       end
```

```
rstA=0;
    rstB=0;
    rstM=0;
    rstP=0;
    rstC=0;
    rstD=0;
    rstcarryin=0;
   rstopmode=0;
   ceA=1;
   ceB=1;
   ceM=1;
   ceP=1;
   ceC=1;
    ceD=1;
    cecarryin=1;
   ceopmode=1;
   A=2;
   C=0;
   D=1;
    B=1:
    opmode[6] = 0; //adder1 = D+B
   opmode[4] =1 ; //adder1_mux_out
   opmode[1:0] =1;
    opmode[3:2] = 0;
   opmode[7]= 0;
   carryin =0;
   @(negedge clk);
   //output Bcout =2 , p=2 ,M =2 ,PCout =2
    repeat(100) begin
        A=$random;
        B=$random:
        D=$random:
        C=$random;
        Pcin=$random;
        Bcin=$random;
        carryin=$random;
        opmode=$random;
        @(negedge clk);
    end
    $stop;
end
```

```
initial begin

Smonitor("intput: A = %d\t B = %d\t C = %d\t D = %d\t PCin = %d\t carryin = %d\t opmode =%d\t \n output: Bcout = %d\t PCout =%d\t P = %d\t M =%d\t Carry_Out = %d\t Carry_OutF = %d",

A,B,C,D,Pcin,carryin,opmode,Bcout_dut,Pcout_dut,P_dut,M_dut,carryout_dut,carryoutF_dut);
end
endmodule
```

Do file:

```
run_dsp_tb.do
1 vlib work
2 vlog DSP48A1.v sel_reg.v DSP_TB.v
3 vsim -voptargs=+acc work.DSP_TB
4 add wave *
5 run -all
```


QuestaSim Snippets:

/DSP_TB/A		11aba	34875	22849		Iziafi		30137	2bbe2		1027ab		02435	3	let		15c4b		355ec		iSeSe
/DSP_TB/B		37cfb	3d0bf	27de7		05fe6		25662	148e2		20fb4		18d2f		241		02e12		1122a		12d7c
/DSP_TB/D		37280	2bc91	2af24		Lacaf		21973	I 34xdf		Qac54		19934		69		38f37		33b7a		33145
/DSP_TB/C		000061114dc2	ffffe06098c0	000041		00000238e104		00002d4d9b5a	[ffffcc1		10000 11c 79689		ffffaae0a255	16	ffd52d8fa		0000574e1dae		00000f1e511e		rrrfc5db5+
		ffffe64828cc	00002ca96359		ffffadee005b fff			ffffd056e-9a0	000046	bed9f	ffff89b5d413		ffffde7302bc		ff e69dd0cd		fffffc4ca4f8		ffffff-4a1dae9		[0000094bd:
/DSP_TB/Bion	18h3f3ff	2137	3547c	2a1b9		1 bifc		kafe	3db10		09 Lac		0fef2	- 3	-		04e20		Officeb	10	ibd37
/DSP_TB/dk	1710			4000				-	1000		2000		200	-							
/DSP_TB/carryin	Th1																	_			
/DSP_TB/apmode	6he8	61	51	77		CH .		bb .	Į bd		36		g1				22		6e		-1
/DSP_TB/rstA	1h0								-				100				_	_			
/DSP_T8/H18	I'h0																_	_			
DSP_TE/rstM	tha																_				
/DSP_TB/rstP	1h0																_	_			
/DSP_TB/rstC	th0																				
/DSP_TE/rstD	150																_		_		
/DSP_TB/rstcarryin	Tho																_				
/DSP_TB/rstopmode	tho on																				
/DSP_TE/ceA	thi	-													i i						
/DSP_TB/ceB	Thi																				
/DSP_TB/ceM	thi																_				
/DSP_TB/ceP	Thi																_				
/DSP_TB/ceC	thi																				
/DSP_TB/ceD	1h1																				
/DSP_TB/cecarrym	Th1																				
/DSP_TB/ceopmode	thi									2007		1000					_				
/DSP_TE/Scout_dut	18h23983	0 10f78a	6	kith/	Stead		24/36	25662		36255		15:93		3983	10	6241		02e12	_	1122a	
/DSP_TB/Pcout_dut	48hc5383830236d	0 167e2fd37612	2 0	000204bff65c	00011161de	5	f2482a8b9ebd	1ffff606		68c1cb688dd		fff79982c6d9	Te le	5383830236d	i e	Hfc9fcc4ce				HIfc9fcc4cf	
/DSP_TB/P_dut	48hc5383830236d	0 167e2fd37612	2 10	0002046ff65c	00011161de-	5	f2482a8b9ebd	FFF606	6e4e0	68c1cb688dd		fff79982c6d9		5383830236d	T I	fffc9fcc4ce				mmc9fcc4cf	
/DSP_TB/M_dut	367h036033b31	3 204bff65c	•	1161de##	c86c803c5		7000b6e7a	4kb4e	55e	832911bbe		9407ae60a	to	36033b31	į,	508c541f		1f54517e4		03eadf746	
/DSP TB/carryout dut	th:																				

```
# Incput: A = 1/09/5 B = 112491 C =
                                     1263109014 D = 196221 PCin = 281472921665547 carryin = 1 opmode = 63
 intput: A = 178975 B = 112491 C =
  output: Bcout = 83987 PCout =281474706953441 P = 281474706953441 M =11727018797 Carry_Out = 0 Carry_Out F = 0
 intput: A = 120586 B = 146043 C = 281474488630981 D = 243245 PCin = 281474970659583 carryin = 0 opmode = 215
  output: Bcout = 83987 PCout =281474706953441 P = 281474706953441 M =11727018797 Carry_Out = 0 Carry_OutF = 0
 intput: A = 120586 B = 146043 C = 281474488630981 D = 243245 PCin = 281474970659583 carryin = 0 opmode =215
  output: Bcout = 80120 PCout =254928719629225 P = 254928719629225 M =15031573325 Carry_Out = 0 Carry_OutF = 0
 intput: A = 239421 B = 202205 C = 281474802871019 D = 72474 PCin =
                                                                      1766210002 carrvin = 1 opmode = 38
 output: Bcout = 80120 PCout =254928719629225 P = 254928719629225 M =15031573325 Carry Out = 0 Carry OutF = 0
 intput: A = 239421 B = 202205 C = 281474802871019 D = 72474 PCin =
                                                                      1766210002 carryin = 1 opmode = 38
  output: Bcout = 41040 PCout =172799639224537 P = 172799639224537 M = 9661350320 Carry Out = 1 Carry OutF = 1
 intput: A = 35357 B =
                       75990 C = 281474026841742 D = 166898 PCin = 281474061863058 carryin = 0 opmode = 69
 output: Bcout = 41040 PCout =172799639224537 P = 172799639224537 M = 9661350320 Carry Out = 1 Carry OutF = 1
 intput: A = 35357 B = 75990 C = 281474026841742 D = 166898 PCin = 281474061863058 carryin = 0 opmode = 69
 output: Bcout = 75990 PCout =172798724376939 P = 172798724376939 M = 9825837840 Carry_Out = 1 Carry_OutF = 1
 intput: A = 57854 B = 86125 C = 281472867536900 D = 222375 PCin = 281473120009250 carryin = 0 opmode = 141
  output: Bcout = 75990 PCout =172798724376939 P = 172798724376939 M = 9825837840 Carry_Out = 1 Carry_OutF = 1
 intput: A = 57854 B = 86125 C = 281472867536900 D = 222375 PCin = 281473120009250 carryin = 0 opmode =141
  output: Bcout = 86125 PCout =
                                  7969136434 P =
                                                     7969136434 M = 2686778430 Carry_Out = 1 Carry_OutF = 1
                                                                      1703015371 carryin = 0 opmode =227
 intput: A = 67845 B = 28987 C = 281473470335052 D = 199119 PCin =
  output: Bcout = 86125 PCout =
                                  7969136434 P =
                                                     7969136434 M = 2686778430 Carry Out = 1 Carry OutF = 1
 intput: A = 67845 B = 28987 C = 281473470335052 D = 199119 PCin =
                                                                      1703015371 carryin = 0 opmode =227
  output: Bcout = 28987 PCout =281470180758470 P = 281470180758470 M = 4982675750 Carry Out = 0 Carry Out F = 0
 intput: A = 92012 B = 223247 C =
                                     1749545424 D = 55643 PCin =
                                                                      397528367 carryin = 0 opmode =238
  output: Bcout = 28987 PCout =281470180758470 P = 281470180758470 M = 4982675750 Carry Out = 0 Carry Out F = 0
 intput: A = 92012 B = 223247 C =
                                     1749545424 D = 55643 PCin =
                                                                      397528367 carryin = 0 opmode =238
  output: Bcout = 223247 PCout =108902585437893 P = 108902585437893 M = 1966623015 Carry Out = 1 Carry OutF = 1
                                       39102212 D = 12980 PCin = 281474173692064 carryin = 1 opmode = 31
 intput: A = 152613 B = 202610 C =
  output: Bcout = 223247 PCout =108902585437893 P = 108902585437893 M = 1966623015 Carry Out = 1 Carry OutF = 1
                                      39102212 D = 12980 PCin = 281474173692064 carryin = 1 opmode = 31
 intput: A = 152613 B = 202610 C =
  intput: A = 14300 B = 23572 C = 281474749205732 D = 30773 PCin =
                                                                      1730128334 carryin = 1 opmode =164
  output: Bcout = 202610 PCout =172574140818186 P = 172574140818186 M =20541402964 Carry Out = 1 Carry OutF = 1
 intput: A = 14300 B = 23572 C = 281474749205732 D = 30773 PCin =
                                                                     1730128334 carryin = 1 opmode =164
  output: Bcout = 36552 PCout = 47593923788407 P = 47593923788407 M =30920919930 Carry Out = 0 Carry Out F = 0
 intput: A = 224346 B =
                                       711689044 D = 68102 PCin = 281474683005660 carryin = 0 opmode = 55
                        6157 C =
  output: Bcout = 36552 PCout = 47593923788407 P = 47593923788407 M =30920919930 Carry Out = 0 Carry Out F = 0
                                       711689044 D = 68102 PCin = 281474683005660 carryin = 0 opmode = 55
 intput: A = 224346 B =
                        6157 C =
 output: Bcout = 6157 PCout =281474683005660 P = 281474683005660 M = 522693600 Carry Out = 0 Carry OutF = 0
                                       793864030 D = 83545 PCin =
 intput: A = 21579 B = 207623 C =
                                                                      1797362134 carryin = 1 opmode =202
 output: Bcout = 6157 PCout =281474683005660 P = 281474683005660 M = 522693600 Carry Out = 0 Carry Out F = 0
 intput: A = 21579 B = 207623 C =
                                       793864030 D = 83545 PCin =
                                                                      1797362134 carrvin = 1 opmode =202
 output: Bcout = 13581 PCout =176394785630692 P = 176394785630692 M = 1381298322 Carry Out = 0 Carry OutF = 0
                                      686430545 D = 36096 PCin = 281473877244540 carryin = 1 opmode = 25
 intput: A = 216923 B = 161096 C =
 output: Bcout = 13581 PCout =176394785630692 P = 176394785630692 M = 1381298322 Carry_Out = 0 Carry_OutF = 0
 intput: A = 216923 B = 161096 C =
                                      686430545 D = 36096 PCin = 281473877244540 carryin = 1 opmode = 25
  output: Bcout = 161096 PCout =281474976710655 P = 281474976710655 M = 293064399 Carry_Out = 1 Carry_OutF = 1
 intput: A = 48319 B = 186257 C = 281474460383938 D = 147055 PCin = 281473902609535 carryin = 1 opmode = 24
  intput: A = 48319 B = 186257 C = 281474460383938 D = 147055 PCin = 281473902609535 carryin = 1 opmode = 24
                                                     293064399 M =34945427608 Carry_Out = 1 Carry_OutF = 1
  output: Bcout = 222353 PCout =
                                  293064399 P =
 intput: A = 65047 B = 77806 C = 281473701604455 D = 113169 PCin = 281472941495309 carryin = 1 opmode = 66
 output: Bcout = 222353 PCout = 293064399 P = 293064399 M =34945427608 Carry_Out = 1 Carry_OutF = intput: A = 65047 B = 77806 C = 281473701604455 D = 113169 PCin = 281472941495309 carryin = 1 opmode = 66
                                                     293064399 M =34945427608 Carry_Out = 1 Carry_OutF = 1
                                   293064400 P =
                                                      293064400 M =10743874607 Carry_Out = 0 Carry_OutF = 0
  output: Bcout = 224861 PCout =
 ** Note: $stop : DSP TB.v(102)
    Time: 1510 ns Iteration: 1 Instance: /DSP TB
 Break in Module DSP_TB at DSP_TB.v line 102
```


Constraint File:

Elaboration ("Messages" tab & Schematic snippets):



Synthesis ("Messages" tab, Utilization report, timing report & Schematic snippets):





Implementation ("Messages" tab, Utilization report, timing report & device snippets):

