

# **8085 INTERRUPTS**

# Introduction

- **Interrupt is a process where an external device can get the attention of the microprocessor.**
  - The process starts from the I/O device
  - The process is asynchronous.
- **Interrupts can be classified into two types:**
  - Maskable (can be delayed)
  - Non-Maskable (can not be delayed)
- **Interrupts can also be classified into:**
  - Vectored(the address of the service routine is hard-wired)
  - Non-vectored(the address of the service routine needs to be supplied externally)

# Introduction

- **An interrupt is considered to be an emergency signal.**
  - The Microprocessor should respond to it as soon as possible.
  - When the Microprocessor receives an interrupt signal, it suspends the currently executing program and jumps to an Interrupt Service Routine(ISR) to respond to the incoming Interrupt.
  - Each interrupt will most probably have its own ISR.

# Responding to interrupt

- Responding to an interrupt may be immediate or delayed depending on whether the interrupt is maskable or non-maskable and whether interrupts are being masked or not.
- There are two ways of redirecting the execution to the ISR depending on whether the interrupt is vectored or non-vectored.
  - The vector is already known to the Microprocessor
  - The device will have to supply the vector to Microprocessor

# 8085 Interrupt

- The maskable interrupt process in the 8085 is controlled by a single flip flop inside the microprocessor.
- This Interrupt Enable flip flop is controlled using the two instructions “EI” and “DI”.
- The 8085 has a single Non-Maskable interrupt.
  - The non-maskable interrupt is not affected by the value of the Interrupt Enable flip flop.

# 8085 Interrupt

- **The 8085 has 5 interrupt inputs.**
  - The INTR input.
  - The INTR input is the only non-vectored interrupt.
  - INTR is maskable using the EI/DI instruction pair.
  - RST 5.5, RST 6.5, RST 7.5 are all automatically vectored.
  - RST 5.5, RST 6.5, and RST 7.5 are all maskable.
  - TRAP is the only non-maskable interrupt in the 8085
  - TRAP is also automatically vectored

# 8085 Interrupt

Interrupt name	Maskable	Vectored
INTR	Yes	No
RST 5.5	Yes	Yes
RST 6.5	Yes	Yes
RST 7.5	Yes	Yes
TRAP	No	Yes

# Interrupt Vector

- An interrupt vector is a pointer to where the ISR is stored in memory.
- All interrupts (vectored or otherwise) are mapped onto a memory area called the Interrupt Vector Table(IVT).
  - The IVT is usually located in memory page 00(0000H -00FFH).
  - The purpose of the IVT is to hold the vectors that redirect the microprocessor to the right place when an interrupt arrives.
  - The IVT is divided into several blocks. Each block is used by one of the interrupts to hold its “vector”

# Non-Vectored Interrupt

1. The interrupt process should be enabled using the EI instruction.
2. The 8085 checks for an interrupt during the execution of every instruction.
3. If there is an interrupt, the microprocessor will complete the executing instruction, and start a RESTART sequence.
4. The RESTART sequence resets the interrupt flip flop and activates the interrupt acknowledge signal (INTA).
5. Upon receiving the INTA signal, the interrupting device is expected to return the op-code of one of the 8 RST instructions.

# Non-Vectored Interrupt

6. When the microprocessor executes the RST instruction received from the device, it saves the address of the next instruction on the stack and jumps to the appropriate entry in the IVT.
7. The IVT entry must redirect the microprocessor to the actual service routine.
8. The service routine must include the instruction EI to re-enable the interrupt process.
9. At the end of the service routine, the RET instruction returns the execution to where the program was interrupted.

# The 8085 Non-Vectored Interrupt Process

- The 8085 recognizes 8 RESTART instructions: RST0 - RST7.
  - each of these would send the execution to a predetermined hard-wired memory location:

Restart Instruction	Equivalent to
RST0	CALL 0000H
RST1	CALL 0008H
RST2	CALL 0010H
RST3	CALL 0018H
RST4	CALL 0020H
RST5	CALL 0028H
RST6	CALL 0030H
RST7	CALL 0038H

# Restart Sequence

- **The restart sequence is made up of three machine cycles**
  - **In the 1st machine cycle:**
    - The microprocessor sends the INTA signal.
    - While INTA is active the microprocessor reads the data lines expecting to receive, from the interrupting device, the opcode for the specific RST instruction.
  - **In the 2nd and 3rd machine cycles:**
    - the 16-bit address of the next instruction is saved on the stack.
    - Then the microprocessor jumps to the address associated with the specified RST instruction.

# The 8085 Maskable/Vectored Interrupts

- The 8085 has 4 Masked/Vectored interrupt inputs.
  - RST 5.5, RST 6.5, RST 7.5
    - They are all **maskable**.
    - They are **automatically vectored** according to the following table:


Interrupt	Vector
RST 5.5	002CH
RST 6.5	0034H
RST 7.5	003CH

- The vectors for these interrupt fall in between the vectors for the RST instructions. That's why they have names like RST 5.5 (RST 5 and a half).

# **Masking**

- **These three interrupts are masked at two levels:**
  - **Through the Interrupt Enable flip flop and the EI/DI instructions.**
    - The Interrupt Enable flip flop controls the whole maskable interrupt process.
  - **Through individual mask flip flops that control the availability of the individual interrupts.**
    - These flip flops control the interrupts individually.


# Hardware of EI



# Manipulating the Mask

- **The Interrupt Enable flip flop is manipulated using the EI/DI instructions.**
  - The individual masks for RST 5.5, RST 6.5 and RST 7.5 are manipulated using the SIM instruction.
  - This instruction takes the bit pattern in the Accumulator and applies it to the interrupt mask enabling and disabling the specific interrupts.

# SIM



# **SIM and Interrupt Mask**

- **Bit 0 is the mask for RST 5.5, bit 1 is the mask for RST 6.5 and bit 2 is the mask for RST 7.5.**
  - If the mask bit is 0, the interrupt is available.
  - If the mask bit is 1, the interrupt is masked.
- **Bit 3 (Mask Set Enable -MSE) is an enable for setting the mask.**
  - If it is set to 0 the mask is ignored and the old settings remain.
  - If it is set to 1, the new setting are applied.
- **The SIM instruction is used for multiple purposes and not only for setting interrupt masks.**
  - It is also used to control functionality such as Serial Data Transmission.
  - Therefore, bit 3 is necessary to tell the microprocessor whether or not the interrupt masks should be modified

# Using the SIM Instruction to Modify the Interrupt Masks

- Example: Set the interrupt masks so that RST5.5 is enabled, RST6.5 is masked, and RST7.5 is enabled.
  - First, determine the contents of the accumulator

- Enable 5.5
  - Disable 6.5
  - Enable 7.5
  - Allow setting the masks
  - Don't reset the flip flop
  - Bit 5 is not used
  - Don't use serial data
  - Serial data is ignored
- |           |  |  |  |  |  |  |  |  |
|-----------|--|--|--|--|--|--|--|--|
| bit 0 = 0 |  |  |  |  |  |  |  |  |
| bit 1 = 1 |  |  |  |  |  |  |  |  |
| bit 2 = 0 |  |  |  |  |  |  |  |  |
| bit 3 = 1 |  |  |  |  |  |  |  |  |
| bit 4 = 0 |  |  |  |  |  |  |  |  |
| bit 5 = 0 |  |  |  |  |  |  |  |  |
| bit 6 = 0 |  |  |  |  |  |  |  |  |
| bit 7 = 0 |  |  |  |  |  |  |  |  |

SDO	SDE	XXX	R7.5	MSE	M7.5	M6.5	M5.5
0	0	0	0	1	0	1	0

Contents of accumulator are: 0AH


```
EI  
MVI A, 0A  
SIM
```

; Enable interrupts including INTR  
; Prepare the mask to enable RST 7.5, and 5.5, disable 6.5  
; Apply the settings RST masks

# Triggering Level

- **RST 7.5 is positive edge sensitive.**
  - When a positive edge appears on the RST7.5 line, a logic 1 is stored in the flip-flop as a “pending” interrupt.
  - Since the value has been stored in the flip flop, the line does not have to be high when the microprocessor checks for the interrupt to be recognized.
  - The line must go to zero and back to one before a new interrupt is recognized.
- **RST 6.5 and RST 5.5 are level sensitive.**
- **The interrupting signal must remain present until the microprocessor checks for interrupts.**

# RIM



# RIM instruction

- **Bits 0-2 show the current setting of the mask for each of RST 7.5, RST 6.5 and RST 5.5**
  - They return the contents of the three mask flip flops.
  - They can be used by a program to read the mask settings in order to modify only the right mask.
- **Bit 3 shows whether the maskable interrupt process is enabled or not.**
  - It returns the contents of the Interrupt Enable Flip Flop.
  - It can be used by a program to determine whether or not interrupts are enabled.


# RIM instruction

- Bits 4-6 show whether or not there are pending interrupts on RST 7.5, RST 6.5, and RST 5.5
- Bits 4 and 5 return the current value of the RST5.5 and RST6.5 pins.
- Bit 6 returns the current value of the RST7.5 memory flip flop.
- Bit 7 is used for Serial Data Input.
- The RIM instruction reads the value of the SID pin on the microprocessor and returns it in this bit.


# Using RIM and SIM to set Individual Masks

- Assume the RST5.5 and RST7.5 are enabled and the interrupt process is disabled.


RIM ; Read the current settings.




ORI 08H ; 0 0 0 0 1 0 0 0  
; Set bit 4 for MSE.



ANI 0DH ; 0 0 0 0 1 1 0 1  
; Turn off Serial Data, Don't reset  
; RST7.5 flip flop, and set the mask  
; for RST6.5 off. Don't cares are  
; assumed to be 0.



SIM ; Apply the settings.



# Trap


- **TRAP is the only non-maskable interrupt.**
  - It does not need to be enabled because it cannot be disabled.
  - It has the highest priority amongst interrupts.
  - It is edge and level sensitive.
  - It needs to be high and stay high to be recognized. Once it is recognized, it won't be recognized again until it goes low, then high again.
  - TRAP is usually used for power failure and emergency shutoff.

# Machine Control instrns contd.

IVM

MIS

SIM; [Set Interrupt Mask] = D1 I3  
 (D15 Pg. 7) T28 TH



SOD pin is 2-5 T28. EN/Clk

T8.0 triest 2-5 T28 lines at 2-5 M5.5

(2) If A7=1 T28 line at value 1 alone

# D / 5 # SIM: [No addressing Mode] [Single Byte Instruction]

[No Flags are changed] [machine cycle = 1, T-states = 4]

When μp executes SIM instruction, then 8-bit data of accumulator is transferred to different flipflops as shown in fig.

If A3=MSE (Masking Set Enable)=1 then binary bit present in A2A1A0 flipflops of accumulator are transferred to masking flipflops M7.5, M6.5, M5.5 respectively.

If A3=MSE=0 then binary bit present in A2A1A0 flipflops of accumulator are not transferred to masking flipflops, so A2A1A0=XXX (don't care).

The binary bit present in A4 flipflop is always transferred into R7.5 flipflop.

If A6=SOE (Serial Output Enable)=1 then the binary bit present in A7 flipflop of accumulator is stored in SOD flipflop and this bit is continuously available on SOD (Serial Output data) pin.

If A6=SOE=0 then A7 bit is not stored into SOD flipflop so A7=X (don't care).

Q: Write a program to enable RST 5.5 and RST 7.5 without changing state of SOD pins.

→ To enable RST 5.5, we have to make Q=1 & M<sub>5.5</sub>=0.

To enable RST 7.5, we have to make Q=1, M<sub>7.5</sub>=0, R<sub>7.5</sub>=0.

8-bit data of accumulator for SIM is

A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	
(Acc.)	SOD	SOE	X	R <sub>7.5</sub>	MSE	M <sub>7.5</sub>	M <sub>6.5</sub>	M <sub>5.5</sub>
	X	0	X	0	1	0	1	0

$\underbrace{0}_{O} \quad \underbrace{\dots}_{SOD} \quad \underbrace{A_6 \quad A_5}_{SOE} \quad A_4 \quad A_3 \quad A_2 \quad A_1 \quad A_0$

MVI A, CAH ; SOD = 1, SOE = 0, A<sub>4</sub> = 1, A<sub>3</sub> = 0  
SIM

EI ; Q=1  
HLT/RST 1

Q: Enable RST 6.5 and transfer logic 0 on SOD pin.

A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	
(Acc.)	SOD	SOE	X	R <sub>7.5</sub>	MSE	M <sub>7.5</sub>	M <sub>6.5</sub>	M <sub>5.5</sub>
	0	1	X	0	1	1	0	1

$\underbrace{0}_{SOD} \quad \underbrace{1}_{SOE} \quad \underbrace{\dots}_{A_6 \quad A_5} \quad A_4 \quad A_3 \quad A_2 \quad A_1 \quad A_0$

To disable RST 7.5, we have to make only M<sub>7.5</sub>=1 and R<sub>7.5</sub> is kept 0. R<sub>7.5</sub> is made 1 only to reset RST 7.5 if (2)

Q: Write a program to enable RST 5.5 and RST 7.5 without changing state of SOD pins.

→ To enable RST 5.5, we have to make Q=1 & M<sub>5.5</sub>=0.

To enable RST 7.5, we have to make Q=1, M<sub>7.5</sub>=0, R<sub>7.5</sub>=0.


8-bit data of accumulator for SIM is

A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	
(Acc.)	SOD	SOE	X	R <sub>7.5</sub>	MSE	M <sub>7.5</sub>	M <sub>6.5</sub>	M <sub>5.5</sub>
	1	1	X	0	0	1	0	0

$\underbrace{1}_{SOD} \quad \underbrace{1}_{SOE} \quad \underbrace{\dots}_{A_6 \quad A_5} \quad A_4 \quad A_3 \quad A_2 \quad A_1 \quad A_0$

MVI A, CAH ; SOD = 1, SOE = 0, A<sub>4</sub> = 1, A<sub>3</sub> = 0  
SIM ; SOD=1 enables trap (2) T28  
HLT/RST 1

Q: Draw the hardware and WAP to disable TRAP.



if External AND gate is connected as shown in fig. then TRAP becomes maskable interrupt. If SOD=1, then TRAP is enabled. and if SOD=0, then TRAP is disabled.

To disable TRAP, we have to make `sod his == 0`.

8-bit data of acc. for SIM to make  $SOD = 0$   
is


	<i>A7</i>	-	-	-	-	-	<i>A1</i>	<i>40</i>
(Acc)	SOD	SOF	R	R7-5	MSE	M7-5	M6-J	NJ-J
	○	1	X	X	○	X	X	X

MVI A:40H

$$\sin \theta = 0$$

HLT/RST 1

Q: Draw the hardware & wAP to enable RST 5-5 and disable INT-R.



If external AND gate is connected as shown, then INTR signal can be generated by two methods. To enable INTR, we have to make  $SOD = 1$  and  $G = 1$  (INTE bit) - F.

To enable RST 5.5, we have to make  $\alpha = 7$   
 $\angle M5.5 = 0$ . At the same time, we have to disable  
 INTR, so with  $\alpha = 1$ , INTR can be disabled by  
 setting  $\alpha = 1$ .

	A7	A6	-	-	-	-	-	A1	40
(ACC.)	SOD	SOF	X	R7-5	MSE	M7-5	M6-S	MJ-5	
0	1	X	0	1	1	1	1	0	


4

$$\sin ; M5 \cdot 5 = 0$$

SOD

HLT18ST 1

~~Q:~~ Write an ALP to generate 1 KHz square wave on SOD pin of 4P.



$$\text{Time } T = \frac{1}{F} = 1 \text{ msec}$$

Square wave logic 1 and logic 0 times are equal ie

$$T_{ON} = T_{OFF} = \frac{I}{2}, = 0.5 \text{ msec}$$

8-bit data of acc. for SIM to make  
 $SOD = 0$ ) I is

A7 AG - - - - - A-17.40

(ACC.) SOD SOE [X] R7.5 MSE M7.5 M6.5 MS-5 A)

1 1 X 0 0 X X = COH (SOD=1)  
 0 1 X 0 0 X X = 40H (SOD=0)


LXI SP, stack; stack initialized by CALL  
 instn. 2 = 2. RM ; H = ?.

L1: MVI A, OC0H; initial value of SOD = 0  
 SIM; SOD = 1

CALL Delay; To give gap of 0.5 msec  
 MVI A, 40H

SIM; SOD = 0 at 7.14 ms time  
 CALL Delay; 0.5 msec gap  
 JMP L1

Q: Write an ALP to generate 200 cycles of a square wave on SOD pin having freq 100 Hz and 40% duty cycle. (Asymmetric duty cycle)



$$\text{Time period } T = \frac{1}{f} = \frac{1}{100 \text{ Hz}} = 0.01 \text{ sec} = 10 \text{ msec}$$

$$\% \text{ duty cycle} = \frac{T_{ON}}{T} \times 100$$

$$\text{freq. } f = 100 \text{ Hz} \Rightarrow T_{ON} = 4 \text{ msec}$$

$$T_{ON} = 4 \text{ msec}$$

$$T_{OFF} = 6 \text{ msec}$$

LXI SP, stack;

MVI B, OC8H; counter for 200 cycles

- SIN L1: MVI A, OC0H

CALL Delay 1

MVI A, 40H

SIM

CALL idelay 2

DCR B

JNZ L1

HLT/RST

initialization in interrupt stack unit

Write an ALP to generate an asymmetric square wave on SOD pin of 40%. The pulse ON time & off time are controlled by two cliff programs. Generate 100 cycles.

$$\text{count} = 100 = (03 \text{ E } 8) \text{ M} \Rightarrow \text{ext 2h } 03\text{E}8$$

initial LXI SP, stack

LXI B, 03E8H

L1: MVI A, OC0H

CALL Delay 1

MVI A, 40H

SIM in interrupt stack unit (overrided)

CALL Delay 2

DCX B; NFAC C

MOV A,C; 10000000, B

OR A,B; 10000000, B

JNZ L1

MLI



~~X~~ Difference b/w parallel data transfer and serial data transfer:

### Parallel data transfer

- If 8 bits are transferred together from source to destination, then it is called parallel data transfer.

data transfer


- This data transfer is fast.

- 8 transmission lines are reqd. to transfer 8-bit data together.


- As the cost of transmission line will be more, so it is less costly.

- Parallel data transfer is used for short distance data transfer.

### Universal standard format for asynchronous serial data x-fer:




Transmission line



Each 8-bit data is transferred in standard format as shown in fig. above:


- Under ideal cond., transmitter will transfer logic 1 (mark state).
- Before each data, start bit = 0 is transferred.
- Now, 8-bit data is transferred bit by bit starting from LSB D<sub>0</sub>.
- After data parity bit is transferred (optional). Parity bit is used to detect errors in serial data transfer. But if only one bit out of 8-bit data changes during data transfer, then it can be detected using parity bit.
- In the last of each data, a stop bit = 1 is transferred.

WALP to transfer 10 bytes on SOD pin in asynchronous format at 200 baud (bits/sec). This 10 bytes are present in mem. from addr. 9000 H.



A subroutine SOD is used to transfer only one 8-bit data bit by bit on SOD pin. To transfer 10 bytes on SOD pin, we have to call the SOD 10 bytes.





Speed of serial data transfer is called as Baud rate.

$$\text{Baud rate} = 200 \text{ bits/sec}$$

∴ 1 frame reqd. to transfer 1 bit

$$T = \frac{1}{\text{Baud}} = \frac{1}{200} \text{ sec/bit}$$

$$T = \frac{1}{200} \times 1000 = 5 \text{ ms/bit}$$

So, after transfer of each bit, we have to give delay of 5 ms.

Main Program:

LDI SP, Stack

LDI H, 9000H

MVI B, 09H

MVI A, 0C0H

SI M; SOD = 1 (ideal start state)

L1: MVI A, 40H

, SIM; SOD = 0 = start bit

CALL Delay; 5 msec

CALL SOUT; 8-bit data transfer on SOD bit by bit

MVI A, 0C0H  
SIM; SOD = 1 (stop)

CALL Delay; 5 msec

INX H

DCR B

JNZ L1

HLT/RST

Sub program Sout

This sub program is used to transfer 8-bit data on SOD pin bit by bit. The address of memory locn is already present in reg. pair HL.

Sout : MOV A, M

MVI C, 08H ; counter for 8-bit to 1 byte

RR C ; DOCF

MOV D, A

JNZ L2

MVI A, 0C0H

-L2: SIM; Do bit is transferred on SOD pin  
CALL Delay; 5 msec

MOV A, D

DCR C

JNZ L3


RET

→ L3: MVI A, 60H

JMP L4



## ~~RIM : (D16 Pg: 8)~~



Requirement of interrupt is minimum four INT.

If  $RST(5.5)_{flip} = 1$ , then  $I5.5 = 1$  and it is said 5.5 is pending.

If  $RST(6.5)_{flip} = 1$ , then  $I6.5 = 1$  and  $RST(6.5)$  is pending.

If O/P of  $RST(7.5)_{flip} = 1$ , then  $I7.5 = 1$  and  $RST(7.5)$  is pending.

If any interrupt is pending, then to execute this interrupt, we have to enable the cores. interrupt. Hence, up will execute this higher priority pending interrupt by hardware.

~~RIM~~ # D16#- RIM [No addressing mode] [Single Byte Instruction]  
[No flags are changed] [machine cycle = 1, T-states = 4]

When up executes RIM instruction then 8-bit data is transferred from different flip-flops to accumulator as shown in the format

The binary bits present in masking flipflop M7.5, M6.5, M5.5 are transferred to A2, A1, A0 flipflops of accumulator.

The binary bits present in interrupt enable flipflop-1 i.e. Q is transferred to A3 flipflop of accumulator.

These four LSBs of accumulator A3 to A0 will indicate the status of four maskable interrupt of 8085.

I7.5, I6.5, I5.5 are pending status flipflop of RST7.5, RST6.5, RST5.5.

Note : ① If UP is executing subprogram of higher priority interrupt RST 7.5 and lower priority interrupt RST 5.5 is pending. Then, we have to keep RST 5.5 as pending i.e. we have to keep  $Q=0$ . But, after completing subprogram of RST 7.5 interrupt, we have to make  $Q=1$  by giving inst<sup>o</sup> EI before RET inst.

② If UP is executing subprogram of lower priority interrupt like RST 5.5 and higher priority interrupt like RST 7.5 is pending, then we have to execute higher priority pending interrupt RST 7.5. So, we have to enable RST 7.5 by making  $Q=1$  (EI) in the middle of lower priority interrupt RST 5.5 interrupt subprogram. Hence, UP will branch from lower priority RST 5.5 S/P to higher priority RST 7.5 S/P and the priority of interrupt is not disturbed.

- \* (a) The common control is O/P of INTF if  $\oplus = 0$ , so all the four maskable interrupts are disturbed.
- (b)  $I_{5.5} = 1$ , so RST 5.5 is pending.
- (c)  $I_{6.5} = 0$ , so RST 6.5 is not pending -
- (d)  $I_{7.5} = 1 \rightarrow$  so, RST 7.5 is pending -
- (e) The binary limit obtained from SID bits = 1 -

Ex: Enable RST 7.5 without changing data of M 6.5 & M 5.5.

→ To enable RST 7.5, we have to make  $Q=1$ ,  $M_{7.5}=0$ ,  $R_{7.5}=0$ .

8-bit data of Acc. reg d. for SIM is

Note: M 6-5 and M 5-5 bit should not change. To satisfy this cond<sup>n</sup>, we have to read the old bits of M 6-5 & M 5-5 f/f's (RIM) and this same old bits are stored into M 6-5 & M 5-5 f/f's using SIM inst<sup>n</sup>.

SIM	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	CACC
	SOD	SOE	X	R7-5	MSE	M7-5	M6-5	M5-5	
=X	=0		X	=0	=1	=0	old	old	
0	0	0	0	0	1	0	M6-5 old	M5-5 old	

RIM ;	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
	SID	I7-5	I6-5	I5-5	Q	M7-5	M6-5	M5-5
ANI 03 H ;	0	0	0	0	0	0	0	0
ACC	0	0	0	0	0	0	old	old

ORI 08 H ; 0 0 0 0 1 0 0 0

ACC	0	0	0	0	1	0	M6-5 old	M5-5 old

SIM ;

GI ; Q = 1 2.2 T2A 08, S = 2.2 I (b)

HLT / RST 1 2.2 T2A 02, Q = 2.2 I (b)

Ex : Enable RST 6-5 without changing states of RST 7-5 & RST 5-5.

PSIM

SOD	SOE	X	R7.5	MSE	M7.5	M6.5	M5.5
(0)	0	(0)	0	1	M7.5 old	0	old

A7

40

RIN;

SID	I7.5	E6.5	I5.5	IE=Q	M7.5 old	M6.5 old	M5.5 old
-----	------	------	------	------	-------------	-------------	-------------

ANI 05H; 0 0 0 0 0 1 0 - 18 + 189

ORI08H;

0	0	0	0	0	M7.5 old	0	M5.5 old
---	---	---	---	---	-------------	---	-------------

SIM

0	0	0	0	1	M7.5 old	0	M5.5 old
---	---	---	---	---	-------------	---	-------------

EI

HLT|RST 1