
Intelligent Architecture Lab Manual

Lorenzo Pes, Zhanbo Shen l.pes@tue.nl, z.shen1@tue.nl

December 12, 2024



Neuromorphic Edge Computing Systems Lab

Contents

1	SystemVerilog (for those who are new)			
	1.1	Data Types	2	
	1.2	Combinational Logic	4	
	1.3	Sequential Logic	4	

1 SystemVerilog (for those who are new)

SystemVerilog provides new features on top of Verilog. Some of you may not come across this tool before, which is fine because we will have a brief tutorial about the features that we will use in this lab and hope that will be enough to get you started. For those who are familiar with SystemVerilog, we meet you at the next section!

SystemVerilog is a hardware description and hardware verification language used to model, design, simulate, test and implement electronic systems. It is based on Verilog and some extentions, commonly used in the semiconductor and electronic design. If you are familiar with Verilog, you will find SystemVerilog easy to learn, if not, we also provide you a brief journey to the hardware description world.

1.1 Data Types




Figure 1: Data Types in Verilog & SystemVerilog

Verilog:

• **integer:** 32-bit signed integer, only for simulation and non-synthesis purpose.

• time: 64-bit unsigned integer, for presenting time.

```
time t_start, t_end;
```

• real: floating number, for accurate time calculation and simulation.

```
1 real voltage;
```

• wire: net type, for connecting modules and continuous assignment (combinational logic).

```
1 wire a, b;
2 assign a = b & 1'b1;
```

• reg: memory or register type, for storing values and sequential logic.

SystemVerilog:

• logic: to replace wire and reg, for both combinational and sequential logic.

```
logic clk, reset;
```




Figure 2: Array in SystemVerilog

• bit (etc.): offers more flexibility in bit manipulation.

```
bit [7:0] data;
shortint value;
```

• enum: enumeration type, for defining a set of named values.

```
typedef enum logic [1:0] {IDLE, BUSY, DONE}
state_t;
state_t current_state;
```

• typedef: to define new data types.

```
typedef logic [7:0] byte_t;
byte_t data;
```

SystemVerilog also offers some advanced data types, such as **struct**, **union**, **array**, **queue**, etc. You will see them if they are used in the lab, we do not cover them here.

1.2 Combinational Logic

Combinational logic refers to circuits or logic blocks whose outputs depend entirely on their current inputs, without any form of internal storage or memory.

Operation	bit-wise	logic-wise
AND	&	&&
OR		
NOT	~	!
XOR	^	
XNOR	^~	

Table 1: Combinational Logic Operations

```
[3:0] a = 4'b1010;
1
                [3:0] b = 4'b1100;
 2
         logic
3
         logic [3:0] and_result, or_result, not_result;
4
         logic and_z, or_z, not_z;
5
6
         assign and result = a & b; // result = 4'b1000
         assign or_result = a | b; // result = 4'b1110 assign not_result = \tilde{a}; // result = 4'b0101
7
8
9
         assign and z = a \&\& b; // z = 1'b1
         assign or z = a \mid \mid b; //z = 1'b1
10
11
         assign not_z = !a; // z = 1'b0
```

1.3 Sequential Logic

Sequential logic differs from combinational logic in that the output of a sequential circuit depends not only on its current inputs, but also on its past inputs or state. And sequential logic always requires a clock signal to control the timing of the circuit.

combinational logic:

sequential logic:

```
module mux4to1 (
 1
                                   1
                                                module counter (
 2
                  input logic
                                    2
                                                     input logic clk
                      [3:0] data,
                                                        , reset ,
                  input logic
 3
                                                     output logic
                                   3
                      [1:0] sel,
                                                         [3:0] count
                  output logic
 4
                                   4
                                                );
                     out
                                                     always @(
                                   5
             );
 5
                                                         posedge clk
                  always @(*)
 6
                                                         or posedge
                      begin
                                                         reset) begin
 7
                      case (sel) 6
                                                         if (reset)
                           2'b00:
 8
                                                             begin
                               out 7
                                                              count
                                                                  <=
                               data
                                                                  4 '
                               [0];
                                                                  b0000
 9
                           2'b01:
                               out 8
                                                         end else
                               =
                                                             begin
                               data9
                                                              count
                               [1];
                                                                  <=
                           2'b10:
10
                                                                  count
                               out
                                                                  1;
                               dat 10
                                                         end
                                [2]_{11}
                                                     end
                           2'b11:12
11
                                                endmodule
                               out
                               data
                                [3];
12
                      endcase
13
                  \quad \text{end} \quad
14
             end module \\
```