

Politecnico di Torino

Department of Electronics and Telecommunications

Report for the course Integrated Systems Architecture

Master degree in Electronics Engineering

Group: isa34

Names: Syed Akif Ali s329233, Mohammed Sarbas s328875, Hamza Sadiq s290058

Signature 1:	
Signature 2:	
Signatura 2	

Signing this document the authors declare that, the contents and organization of this report consitute their own original work and do not compromise in any way the rights of third parties.

Contents

T	Lab	ı: De	sign and implementation of a FIR Digital filter	Т		
	1.1 Reference model development					
		1.1.1	Filter design and coefficient quantization using Matlab	1		
		1.1.2	Testing the filter and fixed point implementation	1		
	1.2	VLSI	implementation	4		
		1.2.1	Architecture	4		
		1.2.2	Simulation	5		
		1.2.3	Logic synthesis	6		
		1.2.4	Place and route	9		
	1.3	Advan	aced architecture development	10		
		1.3.1	Advanced Architecture	10		
		1.3.2	Simulation	10		
		1.3.3	Logic synthesis	10		
2	2 App	oendix	1	13		
	2.1	myfir.	vhd	13		
	2.2	myfir_	unfolded.vhd	17		

CHAPTER 1

Lab 1: Design and Implementation of a FIR Digital filter

1.1 Reference model development

This section looks at the design of a reference model for digital filter with cut-off frequency $f_c = 2 \text{kHz}$, sampling frequency $f_s = 10 \text{kHz}$. Given that p=1 for group number 34, the digital filter to be designed is an FIR filter.

1.1.1 Filter design and coefficient quantization using Matlab

The reference model is developed using MATLAB, with the file available on portale $myfir_design.m$. The f_cut_off is set at 2000, in $myfir_design.m$. The FIR filter order N and Number of bits n_b are calculated using the following equations. Where x=6 (characters in Sarbas), y=5 (characters in Sadiq), and p=1.

$$N = 2^{p} \cdot [(x \mod 2) + 1] + 6 \cdot p \to N = 8$$
$$n_{b} = (y \mod 7) + 8 \to n_{b} = 13$$

The N and nb variables are set in my-fir-filter.m as calculated above. Using the fir1 MATLAB function the filter coefficients b in floating point are:

-0.0061 -0.0136 0.0512 0.2657 0.4057 0.2657 0.0512 -0.0136 -0.0061

For $n_b = 13$, the co-efficients quantized on 13 bits are:

As real values (bq): -0.0063 -0.0137 0.0510 0.2656 0.4055 0.2656 0.0510 -0.0137 -0.0063 As integers (bi): -26 -56 209 1088 1661 1088 209 -56 -26

The frequency response of the filter using both coefficients in shown in fig 1.1.

1.1.2 Testing the filter and fixed point implementation

First step: Matlab pseudo-fixed-point

To test the designed filter, the script $my_fir_filter.m$ is used. It declares a composite input signal x as the average of signals x1 frequency = 500Hz (in-band) and x2 frequency = 3500Hz (out-band). The function $myfir_design(N, nb)$ is used to acquire bi and bq. Input x is filtered using filter(bq, 1, x) function. The overlapping and subplots are shown in fig 1.3 and 1.2. In particular fig 1.2 shows that




Figure 1.1: Frequency Response of Filter using b and bq

dominant frequency in output samples is about 500Hz matching that of the required in-band $\mathtt{x1}$ signal.




Figure 1.2: Subplots for x1, x2, x and y

The script $my_fir_filter.m$ also saves the input and filtered output as quantized integer values xq, yq, using n_b-1 bits for fractional part and 1 bit for whole number part. Hence a fixed point representation of Q1.12 is employed.

Second step: fixed-point C model

Using C, a pseudo hardware model for the FIR filter is developed. For this purpose the following conditions must be satisfied:




Figure 1.3: Overlapping plots for x1, x2, x and y

- Input signal x to the filter is limited to the range [-1, 1].
- Input maximum frequency $f_x \leq f_{nyquist}$ (5000Hz).
- 13 bits (Q1.12) is the n_b of inputs x and co-efficients b.

In myfilterfir.c the samples from MATLAB are read and passed to function myfilter. As seen in the code snippet 1.1.2 myfilter shifts new samples of x in the array sx[]. For each x shifted into sx[], the accumulator loop calculates the product of ith value of sx[i] (input) and bi[i] (coefficients).

To optimize filter hardware area, the product, on $n_b + n_b = 26 \text{bits}$ (plus overflow) has to be shrunk on a lower bitwidth while maintaining Total Harmonic Distortion (THD) of y \leq -40 dB. If the above conditions hold true, Shift Amount SHAMT = 16, give THD = -46.58 dB and allows discarding 16 LSB after multiplication, through >>. Then <<(SHAMT-NB+1) restores the weight. Hence y is presented on 14 bits.

Comparsion C and MATLAB

Comparing the outputs samples generated by C code (results_c.txt) with bit reduction and MATLAB (resultsm.txt), fig 1.4,we see that though the output plot still resembles the MATLAB model, the THD is increased from -75.72 dB (for MATLAB) to -46.58 dB (C with SHAMT = 16).




Figure 1.4: Comparing Outputs

1.2 VLSI implementation

1.2.1 Architecture

The architecture of the filter is shown in Figure 1.5. In Listing 2.1 the vhdl code describes the archi-




Figure 1.5: 8th order FIR filter

tecture which implements a Finite Impulse Response (FIR) filter with the following key components and functionalities:

• Entity Definition:

- The FIR filter entity defines the interface for the module with generics such as:
 - $\ast\,$ NB Bit width of input and filter coefficients.

- * N Filter order.
- * SHAMT Shift amount for scaling products.
- Ports include clock (CLK), reset (RST_n), input valid (VIN), output valid (VOUT), data input (DIN), data output (DOUT), and filter coefficients (BO to B8).

• Architecture:

- Registers and Signals:

- * Uses a custom component (nb_register) to implement input, output, and shift registers for intermediate values.
- * Internal signals are declared for data shifting, product computation, and summation.

- Product Calculation:

- * Computes the product of filter coefficients (B0 to B8) and shifted input samples (SHIFT_DATA_SG).
- * Products are scaled using bitwise shifts (>> SHAMT).

- Summation:

* The products are accumulated through successive summations (SUMO_SG to SUM7_SG) to generate the filter output.

- FSM (Finite State Machine):

- * Manages the filter operation through three states:
 - · RESET: Resets internal signals.
 - · IDLE: Prepares the system for processing.
 - · PROCESSING: Computes the filter output when input is valid (VIN = '1').
- * State transitions are controlled by the transition_PROC process.

• Output Logic:

- The computed filter output is stored in the output register and assigned to DOUT.
- A signal **VOUT** indicates when the output is valid.

1.2.2 Simulation

201 samples were generated by the reference C model. On testing the *myfir.vhd*, the *data_sink.vhd* gathers the filtered output. All 201 samples from *result_hdl* and *results_c* match. To process all the samples the simulation lasts 1329.4 ns, that is, the first VOUT is generated at 18.7 ns and the final VOUT is generated at 1348.1 ns.




Figure 1.6: FIR Simulation Snapshot

A snapshot from 0 ns to 70 ns is shown in Figure 1.6 to highlight the behaviour of the filter when VIN moves from 0 to 1 and vice versa.

1.2.3 Logic synthesis

The TCL script is used for the synthesis of FIR filter design. Below is a brief explanation of each major step:

1. Analyzing and Elaborating the Design:

- analyze: Analyzes the VHDL files (mytypes.vhd, nb_register.vhd, and myfir.vhd) and associates them with the work library.
- elaborate: Elaborates the fir_filter entity using the architecture arch_fir_filter.
- 2. Clock Constraints: The design was synthesized with zero clock period and the clock period increased iteratively to 3.4 ns with all timing constraints met and slack = 0.
 - create_clock: Defines a clock named MY_CLK with a period of 3.4 ns.
 - set_dont_touch_network: Prevents optimization of the clock network.
 - \bullet set_clock_uncertainty: Adds a clock uncertainty of 0.07 ns for MY_CLK.

3. Input/Output Timing Constraints:

- set_input_delay: Specifies a maximum input delay of 0.5 ns for all inputs except CLK.
- set_output_delay: Specifies a maximum output delay of 0.5 ns for all outputs.

4. Output Load Setting:

- set_oload: Retrieves the output load of a buffer (BUF_X4) from the Nangate open cell library.
- set_load: Applies this load to all output ports.
- 5. **Compilation:** is done without clock gating (fig 1.7, 1.8 and 1.9) and with clock gating enabled (fig 1.10, 1.11 and 1.12).
 - compile: Performs synthesis, mapping the design to the target technology library.

6. Reporting:

- report_timing: Generates a timing report and saves it as fir_timing.rpt.
- report_area: Generates an area report and saves it as fir_area.rpt.
- report_power: Generates a power report and saves it as fir_power.rpt.

7. Hierarchy Flattening:

• ungroup -all -flatten: Flattens the hierarchical structure into a single-level design.

8. Netlist and SDF Generation:

- change_names: Renames signals and components to adhere to Verilog naming conventions.
- write_sdf: Exports the timing information in SDF format (myfir.sdf).
- write: Generates the synthesized Verilog netlist (myfir.v).
- write_sdc: Outputs the design constraints file (myfir.sdc).

With clock period constrained to 3.4 ns, the maximum frequency f_M is 294 MHz is obtained.

clock MY_CLK (rise edge) clock network delay (ideal) clock uncertainty out_register/Q_reg[13]/CK (DFFRS_X1) library setup time data required time	3.40 0.00 -0.07 0.00 -0.04	3.40 3.40 3.33 3.33 r 3.29 3.29
data required time data arrival time		3.29 -3.29
slack (MET)		0.00

Figure 1.7: FIR timing report without clock gating

```
Number of ports:
                                          908
Number of nets:
                                         5604
Number of cells:
                                         4212
Number of combinational cells:
                                         4056
Number of sequential cells:
                                          134
Number of macros/black boxes:
Number of buf/inv:
                                          534
Number of references:
                                           29
                                  6910.148021
Combinational area:
Buf/Inv area:
                                   296.058002
Noncombinational area:
                                   612.065979
Macro/Black Box area:
                                     0.000000
Net Interconnect area:
                            undefined (Wire load has zero net area)
                                  7522.214000
Total cell area:
Total area:
                            undefined
```

Figure 1.8: FIR area report without clock gating

```
Global Operating Voltage = 1.1
Power-specific unit information :
Voltage Units = IV
Capacitance Units = 1.000000ff
Time Units = Ins
Dynamic Power Units = 1.0W
Leakage Power Units = 1nW
                                                                (derived from V,C,T units)
    Cell Internal Power = 839.8830 uW
Net Switching Power = 603.0717 uW
 Total Dynamic Power = 1.4430 mW (100%)
 Cell Leakage Power = 159.1510 uW
                                                                  Switching
Power
 io_pad
                                                                                                                                                                    0.00%)
                                                                                                  0.0000
0.0000
0.0000
1.0491e+04
0.0000
1.4866e+05
                                                                                                                                                                  0.00%)
0.00%)
0.00%)
16.86%)
0.00%)
83.14%)
                                                                                                                                             0.0000
0.0000
0.0000
                                     0.0000
                                                                        0.0000
memory
black_box
clock_network
register
sequential
combinational
                                     0.0000
                                                                    0.0000
20.5900
0.0000
582.4828
                                                                                                                                     270.1479
0.0000
1.3320e+03
                                 239.0674
                                 0.0000
600.8153
Total
                                839.8827 uW
                                                                   603.0728 uW
                                                                                                 1.5915e+05 nW
                                                                                                                                     1.6021e+03 uW
```

Figure 1.9: FIR power report without clock gating

clock MY_CLK (rise edge) clock network delay (ideal) clock uncertainty out_register/Q_reg[13]/CK (DFF_X1) library setup time data required time	3.40 0.00 -0.07 0.00 -0.03	3.40 3.40 3.33 3.33 r 3.30 3.30
data required time data arrival time		3.30 -3.30
slack (MET)		0.00

Figure 1.10: FIR timing report with clock gating

```
Number of ports:
                                          948
Number of nets:
                                         5481
Number of cells:
                                          4054
Number of combinational cells:
                                         3869
                                          144
Number of sequential cells:
Number of macros/black boxes:
                                            Θ
Number of buf/inv:
                                          387
Number of references:
                                           32
Combinational area:
                                  6762.784016
Buf/Inv area:
                                   223.972001
Noncombinational area:
                                   650.103979
Macro/Black Box area:
                                     0.000000
                            undefined (Wire load has zero net area)
Net Interconnect area:
Total cell area:
                                  7412.887995
Total area:
                            undefined
```

Figure 1.11: FIR area report with clock gating

```
Global Operating Voltage = 1.1
Power-specific unit information :
Voltage Units = 1V
Capacitance Units = 1.000000ff
Time Units = 1ns
Dynamic Power Units = 1W
Leakage Power Units = 1nW
                                                       (derived from V,C,T units)
    Cell Internal Power = 831.1591 uW
Net Switching Power = 631.0717 uW
Total Dynamic Power = 1.4622 mW (100%)
                                   = 156.9152 uW
Cell Leakage Power
                             Internal
                                                           Switching
                                                                                                                             Total
Power Group
                                                                                                                                                         ) Attrs
                                                                                                                                                %
                             Power
                                                          Power
                                                                                                                             Power
                                                             0.0000
0.0000
0.0000
54.0771
17.8230
                                                                                                                         0.0000
0.0000
0.0000
92.4023
223.0292
                                                                                                                                                 0.00%)
0.00%)
0.00%)
io_pad
                             0.0000
0.0000
37.7576
194.7776
                                                                                           0.0000
0.0000
567.5906
memory
black_box
clock_network
                                                                                                                                               5.71%)
13.77%)
0.00%)
register
sequential
combinational
                                                                                       1.0429e+04
                                                                                                                             0.0000
                             598.6235
                                                            559.1716
                                                                                       1.4592e+05
                                                                                                                      1.3037e+03
Total
                             831.1586 uW
                                                           631.0718 uW
                                                                                       1.5692e+05 nW
                                                                                                                      1.6191e+03 uW
```

Figure 1.12: FIR power report with clock gating

1.2.4 Place and route

The process of place and route in Cadence Innovus involved the following steps: design import, floorplanning, power planning and routing, cell placement, clock tree synthesis, signal routing, and timing and design analysis. After importing the design, the floorplan is structured, power rings are inserted, and standard cell power routing is performed. Cells are then placed, and pre- and post-clock tree synthesis optimizations are applied. The clock tree is synthesized, and signal routing is carried out. Post-routing optimization is performed, and filler cells are added to complete the placement. Finally, parasitics are extracted, timing analysis as shown in figure (1.14, 1.15) is conducted, and design connectivity and design rules are verified.




Figure 1.13: Snapshot of FIR filter

Setup views included: MyAnView						
+	+	+	+	-+	+	
Setup mode	all	reg2reg	reg2cgat	e default	!	
WNS (i TNS (i Violating Pa All Pa	ns): 0.000 ths: 0	1.077 0.000 0 131	2.650 0.000 0 10			
				Tota	l į	
DNV3	Nr nets(terms) Worst		st Vio	Nr nets(t	erms)	
max_cap			.000 .000 0 0	0 (0) 0 (0) 0 (0) 0 (0)		

Figure 1.14: SetUp Time Summary




Figure 1.15: Hold Time Summary

1.3 Advanced architecture development

1.3.1 Advanced Architecture

The architecture of the pipelined filter is shown in Figure 1.16 FIR filter is improved with the unfolding




Figure 1.16: 8th order pipelined FIR filter

factor of 3 and pipelined, to improve both throughput and maximize the frequency. Added registers after each multiplication to reduce the critical path. The architecture is described in Listing 2.2.

1.3.2 Simulation

To increase the processing speed of the 201-samples through the FIR filter, a parallel processing approach is employed. By unfolding the filter three times, three samples were processed simultaneously and effectively triples the throughput. To further enhance performance, pipelining also introduced, which divides the critical path into smaller stages, allowing for concurrent processing of multiple samples. This combined approach improved the filter's overall speed and efficiency.

1.3.3 Logic synthesis

The modified TCL script is used for the synthesis of the FIR filter design with unfolded version. Below is a brief explanation of each major step:




Figure 1.17: Simulation snapshot of Unfolded FIR filter

1. Analyzing and Elaborating the FIR unfolded Design:

- analyze: Analyzes the VHDL files (mytypes.vhd, nb_register.vhd, and myfir_unfolded.vhd) and associates them with the work library.
- elaborate: Elaborates the fir_filter_advanced entity using the architecture arch_fir_filter_udvanced.
- 2. Clock Constraints: The design was synthesized with zero clock period and the clock period increased iteratively to 2.8 ns with all timing constraints met and slack = 0.
 - create_clock: Defines a clock named MY_CLK with a period of 2.8 ns.
 - set_dont_touch_network: Prevents optimization of the clock network.
 - set_clock_uncertainty: Adds a clock uncertainty of 0.07 ns for MY_CLK.
- 3. Compilation: is done with clock gating enabled (fig 1.18, 1.19 and 1.20).
 - compile: Performs synthesis, mapping the design to the target technology library.

4. Reporting:

- report_timing: Generates a timing report and saves it as fir_unfolded_timing.rpt.
- report_area: Generates an area report and saves it as fir_unfolded_area.rpt.
- report_power: Generates a power report and saves it as fir_unfolded_power.rpt.

With clock period = 2.8 ns and the maximum frequency F_M is 357 MHz.

clock clock reg_i_ librar	,	deal)		0.00 -0.07 0.00 -0.04	2.80 2.73 2.73 r 2.69
	equal car came				2.03
slack	(MET)				0.00

Figure 1.18: FIR timing report with clock gating

```
Number of ports:
                                         4075
Number of nets:
                                        19169
Number of cells:
Number of combinational cells:
                                        12916
Number of sequential cells:
                                         607
Number of macros/black boxes:
Number of buf/inv:
                                         1597
Number of references:
                                          104
Combinational area:
                                21650.006039
Buf/Inv area:
                                  985.796000
Noncombinational area:
                                  2759.749913
Macro/Black Box area:
                                    0.000000
                            undefined (Wire load has zero net area)
Net Interconnect area:
Total cell area:
                                 24409.755951
```

Figure 1.19: FIR area report with clock gating

```
Voltage Units = 1V
      Voltage Units = 1V
Capacitance Units = 1.000000ff
Time Units = 1ns
Dynamic Power Units = 1uW (derived from V,C,T units)
Leakage Power Units = 1nW
  Cell Internal Power = 3.6629 mW (57%)
Net Switching Power = 2.7807 mW (43%)
Cell Leakage Power = 516.9993 uW
                                                                                         Leakage
Power Group
                                                                                                                         Power
memory
black_box
                              0.0000
0.0000
                                                           0.0000
0.0000
                                                                                          0.0000
0.0000
                                                                                                                        0.0000
0.0000
                                                                                                                                            0.00%)
0.00%)
clock_network
register
                            186.1540
995.0648
                                                         269.2483
101.4356
                                                                                    2.3361e+03
4.6012e+04
                                                                                                                  457.7383
1.1425e+03
                                                                                                                                           6.58%)
16.41%)
sequential combinational
                                                                                                                                           0.00%)
77.01%)
                              0.0000
                                                                                          0.0000
                                                                                                                         0.0000
```

Figure 1.20: FIR power report with clock gating

CHAPTER 2

Appendix 1

2.1 myfir.vhd

```
1 library ieee;
use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
6 use work.myTypes.all;
8 entity fir_filter is
      generic (
          NB : integer := 13; -- Bit Width
          N : integer := 8; -- Filter Order
          SHAMT : integer := 16); -- Shift Amount
      port (
          CLK : in std_logic;
14
          RST_n : in std_logic; -- Active Low Reset
          VIN : in std_logic;
          VOUT : out std_logic;
18
          DIN : in std_logic_vector(NB-1 downto 0);
          DOUT : out std_logic_vector(NB downto 0);
          B0 : in std_logic_vector(NB-1 downto 0);
          B1 : in std_logic_vector(NB-1 downto 0);
          B2 : in std_logic_vector(NB-1 downto 0);
          B3 : in std_logic_vector(NB-1 downto 0);
          B4 : in std_logic_vector(NB-1 downto 0);
          B5 : in std_logic_vector(NB-1 downto 0);
          B6 : in std_logic_vector(NB-1 downto 0);
          B7 : in std_logic_vector(NB-1 downto 0);
          B8 : in std_logic_vector(NB-1 downto 0));
31
32 end fir_filter;
34 architecture arch_fir_filter of fir_filter is
```

```
component nb_register is
          generic (
37
              NB: integer := 13);
          port (
              CLK : in std_logic;
40
              RST_n : in std_logic;
41
              EN : in std_logic;
              D : in signed (NB-1 downto 0);
43
              Q: out signed (NB-1 downto 0));
      end component nb_register;
46
      -- Declare Signals
47
      signal DOUT_SG : signed (NB downto 0); -- Signed Output Samples
48
      type SHIFT_DATA_ARRAY is array (0 to N) of signed (NB-1 downto 0);
      signal SHIFT_DATA_SG : SHIFT_DATA_ARRAY;
      signal PRODO_SG, PROD1_SG, PROD2_SG, PROD3_SG, PROD4_SG, PROD5_SG,
     PROD6_SG, PROD7_SG, PROD8_SG : signed (2*NB-1 downto 0);
      signal PRODO_SHIFT_SG, PROD1_SHIFT_SG, PROD2_SHIFT_SG, PROD3_SHIFT_SG,
     PROD4_SHIFT_SG, PROD5_SHIFT_SG, PROD6_SHIFT_SG, PROD7_SHIFT_SG,
     PROD8_SHIFT_SG : signed (NB downto 0);
      signal SUMO_SG, SUM1_SG, SUM2_SG, SUM3_SG, SUM4_SG, SUM5_SG, SUM6_SG,
     SUM7_SG : signed (NB+1-1 downto 0);
      signal EN_OUT_REG_SG, EN_SHIFT_SG, RST_n_SG, EN_IN_REG_SG: std_logic;
58
      -- signal to hold VOUT
59
      signal VOUT_HOLD : std_logic := '0';
60
      -- FSM States
      type STATE_TYPE is (RESET, IDLE, PROCESSING);
63
      signal CURRENT_STATE , NEXT_STATE : STATE_TYPE;
64
65
66 begin
67
      -- Instantiate input register
      -- Acquire from DIN and send to shift_register 0
69
      in_register: nb_register
70
      generic map (NB => NB)
71
      port map (CLK => CLK, RST_n => RST_n_SG, EN => EN_IN_REG_SG, D => signed(
     DIN), Q => SHIFT_DATA_SG(0));
      -- Instantiate (N) shift registers.
      gEN_SHIFT_SG_registers: for i in 0 to N-1 generate
75
          shift_register: nb_register
76
              generic map (NB => NB)
77
              port map (CLK => CLK, RST_n => RST_n_SG, EN => EN_SHIFT_SG, D =>
     SHIFT_DATA_SG(i), Q => SHIFT_DATA_SG(i+1));
      end generate gEN_SHIFT_SG_registers;
79
      -- Instantiate output register
81
      -- Acquire data from final Adder and send to DOUT
82
      out_register: nb_register
```

```
generic map (NB => NB+1) --
      port map (CLK => CLK, RST_n => RST_n_SG, EN => EN_OUT_REG_SG, D =>
85
      SUM7_SG, Q => DOUT_SG);
      DOUT <= std_logic_vector(DOUT_SG);</pre>
87
       -- Get Products, * doesn't require operand resizing
88
      PRODO_SG <= signed (B0) * SHIFT_DATA_SG(0);
      PROD1_SG <= signed (B1) * SHIFT_DATA_SG(1);
90
      PROD2_SG <= signed (B2) * SHIFT_DATA_SG(2);
      PROD3_SG <= signed (B3) * SHIFT_DATA_SG(3);
      PROD4_SG <= signed (B4) * SHIFT_DATA_SG(4);
93
      PROD5_SG <= signed (B5) * SHIFT_DATA_SG(5);
94
      PROD6_SG <= signed (B6) * SHIFT_DATA_SG(6);
95
      PROD7_SG <= signed (B7) * SHIFT_DATA_SG(7);
      PROD8_SG <= signed (B8) * SHIFT_DATA_SG(8);
97
       -- Shift Products
       -- ((sx[i] * bi[i]) >> SHAMT) << (SHAMT - NB + 1);
       ----- Shift 1, get 10b MSB from 26b keeping THD < -40dB _
101
       ------ Shift 2, amplification to match Matlab result
      -----
      PRODO_SHIFT_SG (NB downto SHAMT-NB+1) <= PRODO_SG (2*NB-1 downto SHAMT);
103
      -- bits 14...4 connected with 25..16
      PRODO_SHIFT_SG (SHAMT-NB downto 0) <= (others => '0'); -- bits 3...0
      connected with 0
      PROD1_SHIFT_SG (NB downto SHAMT-NB+1) <= PROD1_SG (2*NB-1 downto SHAMT);
      -- bits 14...4 connected with 25...16
      PROD1_SHIFT_SG (SHAMT-NB downto 0) <= (others => '0'); -- bits 3...0
106
      connected with 0
      PROD2_SHIFT_SG (NB downto SHAMT-NB+1) <= PROD2_SG (2*NB-1 downto SHAMT);
      -- bits 14...4 connected with 25..16
      PROD2_SHIFT_SG (SHAMT-NB downto 0) <= (others => '0'); -- bits 3...0
108
      connected with 0
      PROD3_SHIFT_SG (NB downto SHAMT-NB+1) <= PROD3_SG (2*NB-1 downto SHAMT);
      -- bits 14...4 connected with 25..16
      PROD3_SHIFT_SG (SHAMT-NB downto 0) <= (others => '0'); -- bits 3...0
110
      connected with 0
      PROD4_SHIFT_SG (NB downto SHAMT-NB+1) <= PROD4_SG (2*NB-1 downto SHAMT);
      -- bits 14...4 connected with 25..16
      PROD4_SHIFT_SG (SHAMT-NB downto 0) <= (others => '0'); -- bits 3...0
      connected with 0
      PROD5_SHIFT_SG (NB downto SHAMT-NB+1) <= PROD5_SG (2*NB-1 downto SHAMT);
      -- bits 14...4 connected with 25...16
      PROD5_SHIFT_SG (SHAMT-NB downto 0) <= (others => '0'); -- bits 3...0
114
      connected with 0
      PROD6_SHIFT_SG (NB downto SHAMT-NB+1) <= PROD6_SG (2*NB-1 downto SHAMT);
      -- bits 14...4 connected with 25...16
      PROD6_SHIFT_SG (SHAMT-NB downto 0) <= (others => '0'); -- bits 3...0
116
      {\tt connected} \ {\tt with} \ {\tt 0}
      PROD7_SHIFT_SG (NB downto SHAMT-NB+1) <= PROD7_SG (2*NB-1 downto SHAMT);
      -- bits 14...4 connected with 25..16
      PROD7_SHIFT_SG (SHAMT-NB downto 0) <= (others => '0'); -- bits 3...0
118
      connected with 0
```

```
PROD8_SHIFT_SG (NB downto SHAMT-NB+1) <= PROD8_SG (2*NB-1 downto SHAMT);
       -- bits 14...4 connected with 25..16
       PROD8_SHIFT_SG (SHAMT-NB downto 0) <= (others => '0'); -- bits 3...0
120
       connected with 0
       -- Get Sums, resize products to fit NB+1 bits
       SUMO_SG <= PRODO_SHIFT_SG + PROD1_SHIFT_SG;</pre>
       SUM1_SG <= SUM0_SG + PROD2_SHIFT_SG;</pre>
124
       SUM2_SG <= SUM1_SG + PROD3_SHIFT_SG;</pre>
125
       SUM3_SG <= SUM2_SG + PROD4_SHIFT_SG;</pre>
       SUM4_SG <= SUM3_SG + PROD5_SHIFT_SG;</pre>
127
       SUM5_SG <= SUM4_SG + PROD6_SHIFT_SG;</pre>
128
       SUM6_SG <= SUM5_SG + PROD7_SHIFT_SG;</pre>
129
       SUM7_SG <= SUM6_SG + PROD8_SHIFT_SG;</pre>
131
       -- Hold VOUT Logic
       VOUT_hold_PROC: process(CLK)
       begin
134
            if rising_edge(CLK) then
135
                VOUT <= VOUT_HOLD;</pre>
136
            end if;
       end process;
138
       -- FSM State Transition Process
       transition_PROC: process(CLK, RST_n)
141
       begin
142
           if (RST_n = '0') then
143
                CURRENT_STATE <= RESET; -- Asynchronous RST active (low), CS =
            elsif rising_edge(CLK) then
145
                CURRENT_STATE <= NEXT_STATE; -- When RST inactive CS = NS on
       every CLK rise edge
           end if;
147
       end process;
148
       -- FSM Next State Logic
       next_state_PROC: process(CURRENT_STATE, VIN)
       begin
           case CURRENT_STATE is
                when RESET =>
                    if RST_n = '1' then
                         NEXT_STATE <= PROCESSING;</pre>
156
       Transition to IDLE after reset
                         NEXT_STATE <= RESET;</pre>
                     end if;
                when IDLE =>
160
                     if VIN = '1' then
                         NEXT_STATE <= PROCESSING;</pre>
                                                                      -- Move to
162
       processing when valid input is detected
                     else
                         NEXT_STATE <= IDLE;</pre>
164
                     end if:
165
                when PROCESSING =>
```

```
if VIN = '1' then
167
                           NEXT_STATE <= PROCESSING;</pre>
                                                                           -- Continue
168
       processing if VIN is still valid
                           NEXT_STATE <= IDLE;</pre>
                                                                           -- Otherwise,
       return to IDLE
                      end if;
             end case;
172
        end process;
173
        output_PROC : process(CURRENT_STATE)
175
        begin
176
            EN_IN_REG_SG <= '0';</pre>
177
            EN_OUT_REG_SG <= '0';</pre>
            EN_SHIFT_SG <= '0';</pre>
179
            RST_n_SG <= '1';
180
            case CURRENT_STATE is
                 when RESET =>
182
                      RST_n_SG <= '0';
183
                      VOUT_HOLD <= '0';</pre>
                 when IDLE =>
                      EN_IN_REG_SG <= '1';</pre>
                      EN_SHIFT_SG <= '0';</pre>
                      EN_OUT_REG_SG <= '0';</pre>
                      VOUT_HOLD <= '0';</pre>
189
                 when PROCESSING =>
190
                      EN_IN_REG_SG <= '1';</pre>
                      EN_SHIFT_SG <= '1';</pre>
192
                      EN_OUT_REG_SG <= '1';</pre>
193
                      VOUT_HOLD <= '1';</pre>
             end case;
        end process;
196
198 end architecture arch_fir_filter;
```

2.2 myfir_unfolded.vhd

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;

use work.myTypes.all;

entity fir_filter_advanced is
    generic (
        NB : integer := 13; -- Bit Width
        N : integer := 8; -- Filter Order
        SHAMT : integer := 16 -- Shift Amount
);
port (
```

```
CLK : in std_logic;
          RST_n : in std_logic; -- Active Low Reset
17
          VIN : in std_logic;
                                 -- Valid Input Signal
18
          VOUT : out std_logic; -- Valid Output Signal
          DIN3k : in std_logic_vector(NB-1 downto 0);
20
          DIN3k1 : in std_logic_vector(NB-1 downto 0);
21
          DIN3k2 : in std_logic_vector(NB-1 downto 0);
23
          DOUT3k : out std_logic_vector(NB downto 0);
24
          DOUT3k1 : out std_logic_vector(NB downto 0);
25
          DOUT3k2 : out std_logic_vector(NB downto 0);
26
27
          B0 : in std_logic_vector(NB-1 downto 0);
28
          B1 : in std_logic_vector(NB-1 downto 0);
          B2 : in std_logic_vector(NB-1 downto 0);
30
          B3 : in std_logic_vector(NB-1 downto 0);
31
          B4 : in std_logic_vector(NB-1 downto 0);
          B5 : in std_logic_vector(NB-1 downto 0);
33
          B6 : in std_logic_vector(NB-1 downto 0);
34
          B7 : in std_logic_vector(NB-1 downto 0);
35
          B8 : in std_logic_vector(NB-1 downto 0)
37
  end fir_filter_advanced;
  architecture arch_fir_filter_advanced of fir_filter_advanced is
40
41
      -- Component Declaration for nb_register
42
      component nb_register is
43
          generic (
44
              NB: integer := 13);
          port (
              CLK : in std_logic;
47
              RST_n : in std_logic;
48
              EN : in std_logic;
49
              D : in signed (NB-1 downto 0);
50
              Q: out signed (NB-1 downto 0));
      end component;
54
      ----- Declare Signals
      signal DOUT3k_SG, DOUT3k1_SG, DOUT3k2_SG : signed (NB downto 0);
57
     signed output samples
      -- Signal Declarations for Input Registers and Shift Registers
59
      type SHIFT_DATA_ARRAY1 is array (0 to 2) of signed (NB-1 downto 0);
60
      signal SHIFT_DATA_SG1 : SHIFT_DATA_ARRAY1;
61
      type SHIFT_DATA_ARRAY2 is array (0 to 3) of signed (NB-1 downto 0);
63
      signal SHIFT_DATA_SG2, SHIFT_DATA_SG3 : SHIFT_DATA_ARRAY2;
64
      -- Signals for Product Storage
66
      type PROD_ARRAY is array (0 to 8) of signed(2*NB-1 downto 0);
67
      signal PROD1_SG, PROD2_SG, PROD3_SG : PROD_ARRAY;
```

```
type SHIFTED_PROD is array (0 to 8) of signed (NB downto 0);
70
       signal PROD1_SHIFT_SG, PROD2_SHIFT_SG, PROD3_SHIFT_SG : SHIFTED_PROD;
71
       -- Pipeline Registers for storing shifted products
       signal PIPELINE_PROD1, PIPELINE_PROD2, PIPELINE_PROD3 : SHIFTED_PROD;
74
       -- Signals for Accumulation
76
       type SUM_SG is array (0 to 7) of signed (NB+1-1 downto 0);
       signal SUM1_SG, SUM2_SG, SUM3_SG : SHIFTED_PROD;
79
80
     -- signal SUM1, SUM2, SUM3 : signed(NB+1-1 downto 0);
81
82
       -- FSM State Signals
83
       type STATE_TYPE is (RESET, IDLE, PROCESSING);
84
       signal CURRENT_STATE , NEXT_STATE : STATE_TYPE;
       -- Control Signals
87
       signal EN_OUT_REG_SG, EN_SHIFT_SG, RST_n_SG, EN_IN_REG_SG,
      EN_PIPELINE_REG : std_logic;
89
        -- signal to hold VOUT
90
        signal VOUT_HOLD : std_logic := '0';
93
94
95 begin
96
       --instantiate Input Registers using nb_register
97
       in_reg1: nb_register
98
       generic map (NB => NB)
99
           port map (
100
               CLK => CLK,
               RST_n => RST_n_SG,
102
               EN => EN_IN_REG_SG,
               D => signed(DIN3k),
               Q => SHIFT_DATA_SG1(0)
105
           );
106
       in_reg2: nb_register
       generic map (NB => NB)
109
           port map (
               CLK => CLK,
               RST_n => RST_n_SG,
               EN => EN_IN_REG_SG,
               D => signed(DIN3k1),
114
               Q => SHIFT_DATA_SG2(0)
           );
117
       in_reg3: nb_register
       generic map (NB => NB)
119
           port map (
120
           CLK => CLK,
121
```

```
RST_n => RST_n_SG,
                EN => EN_IN_REG_SG,
                D => signed(DIN3k2),
124
                Q => SHIFT_DATA_SG3(0)
            );
126
       -- registers for xn[3k]
   shift_reg_3k: for i in 0 to 1 generate
129
     reg_i: nb_register generic map (NB => NB)
130
           port map (
                CLK => CLK,
132
                RST_n => RST_n_SG,
                EN => EN_SHIFT_SG,
134
                D => SHIFT_DATA_SG1(i),
                Q => SHIFT_DATA_SG1(i+1)
136
            );
   end generate shift_reg_3k;
   -- registers for xn[3k+1]
140
   shift_reg_3k_plus_1: for i in 0 to 2 generate
     reg_i: nb_register generic map (NB => NB)
                     port map (
143
                          CLK => CLK,
144
                          RST_n => RST_n_SG,
                          EN => EN_SHIFT_SG,
146
                          D => SHIFT_DATA_SG2(i),
147
                          Q => SHIFT_DATA_SG2(i+1)
                      );
150
   end generate shift_reg_3k_plus_1;
   -- registers for xn[3k+2]
   shift_reg_3k_plus_2: for i in 0 to 2 generate
153
     reg_i: nb_register generic map (NB => NB)
154
155
           port map (
                CLK => CLK,
                RST_n \Rightarrow RST_n_SG,
                EN => EN_SHIFT_SG,
                D => SHIFT_DATA_SG3(i),
                Q => SHIFT_DATA_SG3(i+1)
160
            );
161
   end generate shift_reg_3k_plus_2;
163
164
       -- Instantiate Output Registers using nb_register
       out_reg1: nb_register
       generic map (NB => NB+1)
167
168
       port map (
            CLK => CLK,
           RST_n => RST_n_SG,
           EN => EN_OUT_REG_SG ,
           D \Rightarrow SUM1_SG(7),
            Q => DOUT3k_SG
173
       );
174
       DOUT3k <= std_logic_vector(DOUT3k_SG);</pre>
```

```
out_reg2: nb_register
           generic map (NB => NB+1)
178
           port map (
                CLK => CLK,
180
                RST_n => RST_n_SG,
181
                EN => EN_OUT_REG_SG,
                D \Rightarrow SUM2\_SG(7),
183
                Q => DOUT3k1_SG
184
           );
185
       DOUT3k1 <= std_logic_vector(DOUT3k1_SG);</pre>
186
187
       out_reg3: nb_register
188
           generic map (NB => NB+1)
190
           port map (
                CLK => CLK,
191
                RST_n => RST_n_SG,
                EN => EN_OUT_REG_SG,
                D \Rightarrow SUM3\_SG(7),
194
                Q => DOUT3k2_SG
195
           );
       DOUT3k2 <= std_logic_vector(DOUT3k2_SG);</pre>
197
198
200
                        -- Get Products for Data Stream 1
201
                        PROD1_SG(0) <= signed(B0) * SHIFT_DATA_SG1(0);
202
                        PROD1_SG(1) <= signed(B1) * SHIFT_DATA_SG3(1);
203
                        PROD1_SG(2) <= signed(B2) * SHIFT_DATA_SG2(1);
204
                        PROD1_SG(3) <= signed(B3) * SHIFT_DATA_SG1(1);
205
                        PROD1_SG(4) <= signed(B4) * SHIFT_DATA_SG3(2);
                        PROD1_SG(5) <= signed(B5) * SHIFT_DATA_SG2(2);
207
                        PROD1_SG(6) <= signed(B6) * SHIFT_DATA_SG1(2);
208
                        PROD1_SG(7) <= signed(B7) * SHIFT_DATA_SG3(3);
                        PROD1_SG(8) <= signed(B8) * SHIFT_DATA_SG2(3);
210
211
                        -- Get Products for Data Stream 2
                        PROD2_SG(0) <= signed(B0) * SHIFT_DATA_SG2(0);
213
                        PROD2_SG(1) <= signed(B1) * SHIFT_DATA_SG1(0);
214
                        PROD2_SG(2) <= signed(B2) * SHIFT_DATA_SG3(1);
215
                        PROD2_SG(3) <= signed(B3) * SHIFT_DATA_SG2(1);
                        PROD2_SG(4) <= signed(B4) * SHIFT_DATA_SG1(1);
217
                        PROD2_SG(5) <= signed(B5) * SHIFT_DATA_SG3(2);
218
                        PROD2_SG(6) <= signed(B6) * SHIFT_DATA_SG2(2);
                        PROD2_SG(7) <= signed(B7) * SHIFT_DATA_SG1(2);
                        PROD2_SG(8) <= signed(B8) * SHIFT_DATA_SG3(3);
221
222
                        -- Get Products for Data Stream 3
                        PROD3_SG(0) <= signed(B0) * SHIFT_DATA_SG3(0);
224
                        PROD3_SG(1) <= signed(B1) * SHIFT_DATA_SG2(0);
                        PROD3_SG(2) <= signed(B2) * SHIFT_DATA_SG1(0);
                        PROD3_SG(3) <= signed(B3) * SHIFT_DATA_SG3(1);
227
                        PROD3_SG(4) <= signed(B4) * SHIFT_DATA_SG2(1);
228
                        PROD3_SG(5) <= signed(B5) * SHIFT_DATA_SG1(1);
229
```

```
PROD3_SG(6) <= signed(B6) * SHIFT_DATA_SG3(2);
230
                       PROD3_SG(7) <= signed(B7) * SHIFT_DATA_SG2(2);
231
                       PROD3_SG(8) <= signed(B8) * SHIFT_DATA_SG1(2);
234
                       -- Shift Products for Data Stream 1
                       PROD1_SHIFT_SG(0) (NB downto SHAMT-NB+1) <= PROD1_SG(0)
237
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                       PROD1_SHIFT_SG(0) (SHAMT-NB downto 0) <= (others => '0');
       -- bits 3...0 connected with 0
                       PROD1_SHIFT_SG(1) (NB downto SHAMT-NB+1) <= PROD1_SG(1)
239
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                       PROD1_SHIFT_SG(1) (SHAMT-NB downto 0) <= (others => '0');
       -- bits 3...0 connected with 0
                       PROD1_SHIFT_SG(2) (NB downto SHAMT-NB+1) <= PROD1_SG(2)
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                       PROD1_SHIFT_SG(2) (SHAMT-NB downto 0) <= (others => '0');
242
       -- bits 3...0 connected with 0
                       PROD1_SHIFT_SG(3) (NB downto SHAMT-NB+1) <= PROD1_SG(3)
243
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                       PROD1_SHIFT_SG(3) (SHAMT-NB downto 0) <= (others => '0');
244
       -- bits 3...0 connected with 0
                       PROD1_SHIFT_SG(4) (NB downto SHAMT-NB+1) <= PROD1_SG(4)
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                       PROD1_SHIFT_SG(4) (SHAMT-NB downto 0) <= (others => '0');
246
       -- bits 3...0 connected with 0
                       PROD1_SHIFT_SG(5) (NB downto SHAMT-NB+1) <= PROD1_SG(5)
247
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                       PROD1_SHIFT_SG(5) (SHAMT-NB downto 0) <= (others => '0');
       -- bits 3...0 connected with 0
                       PROD1_SHIFT_SG(6) (NB downto SHAMT-NB+1) <= PROD1_SG(6)
249
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                       PROD1_SHIFT_SG(6) (SHAMT-NB downto 0) <= (others => '0');
       -- bits 3...0 connected with 0
                       PROD1_SHIFT_SG(7) (NB downto SHAMT-NB+1) <= PROD1_SG(7)
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                       PROD1_SHIFT_SG(7) (SHAMT-NB downto 0) <= (others => '0');
252
       -- bits 3...0 connected with 0
                       PROD1_SHIFT_SG(8) (NB downto SHAMT-NB+1) <= PROD1_SG(8)
253
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                       PROD1_SHIFT_SG(8) (SHAMT-NB downto 0) <= (others => '0');
254
       -- bits 3...0 connected with 0
                       -- Shift Products for Data Stream 2
257
                      -- process(PROD2_SG)
258
                      PROD2_SHIFT_SG(0) (NB downto SHAMT-NB+1) <= PROD2_SG(0)
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                      PROD2_SHIFT_SG(0) (SHAMT-NB downto 0) <= (others => '0');
260
      -- bits 3...0 connected with 0
                      PROD2_SHIFT_SG(1) (NB downto SHAMT-NB+1) <= PROD2_SG(1)
261
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25...16
                     PROD2_SHIFT_SG(1) (SHAMT-NB downto 0) <= (others => '0');
262
```

```
-- bits 3...0 connected with 0
                      PROD2_SHIFT_SG(2) (NB downto SHAMT-NB+1) <= PROD2_SG(2)
263
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                      PROD2_SHIFT_SG(2) (SHAMT-NB downto 0) <= (others => '0');
      -- bits 3...0 connected with 0
                      PROD2_SHIFT_SG(3) (NB downto SHAMT-NB+1) <= PROD2_SG(3)
265
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                      PROD2_SHIFT_SG(3) (SHAMT-NB downto 0) <= (others => '0');
266
      -- bits 3...0 connected with 0
                      PROD2_SHIFT_SG(4) (NB downto SHAMT-NB+1) <= PROD2_SG(4)
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                      PROD2_SHIFT_SG(4) (SHAMT-NB downto 0) <= (others => '0');
268
      -- bits 3...0 connected with 0
                      PROD2_SHIFT_SG(5) (NB downto SHAMT-NB+1) <= PROD2_SG(5)
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                      PROD2_SHIFT_SG(5) (SHAMT-NB downto 0) <= (others => '0');
      -- bits 3...0 connected with 0
                      PROD2_SHIFT_SG(6) (NB downto SHAMT-NB+1) <= PROD2_SG(6)
271
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                      PROD2_SHIFT_SG(6) (SHAMT-NB downto 0) <= (others => '0');
      -- bits 3...0 connected with 0
                      PROD2_SHIFT_SG(7) (NB downto SHAMT-NB+1) <= PROD2_SG(7)
273
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                      PROD2_SHIFT_SG(7) (SHAMT-NB downto 0) <= (others => '0');
      -- bits 3...0 connected with 0
                      PROD2_SHIFT_SG(8) (NB downto SHAMT-NB+1) <= PROD2_SG(8)
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25...16
                      PROD2_SHIFT_SG(8) (SHAMT-NB downto 0) <= (others => '0');
276
      -- bits 3...0 connected with 0
                       -- Shift Products for Data Stream 3
                       --process(PROD3_SG)
279
                       PROD3_SHIFT_SG(0) (NB downto SHAMT-NB+1) <= PROD3_SG(0)
280
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                       PROD3_SHIFT_SG(0) (SHAMT-NB downto 0) <= (others => '0');
281
       -- bits 3...0 connected with 0
                       PROD3_SHIFT_SG(1) (NB downto SHAMT-NB+1) <= PROD3_SG(1)
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                       PROD3_SHIFT_SG(1) (SHAMT-NB downto 0) <= (others => '0');
283
       -- bits 3...0 connected with 0
                       PROD3_SHIFT_SG(2) (NB downto SHAMT-NB+1) <= PROD3_SG(2)
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                       PROD3_SHIFT_SG(2) (SHAMT-NB downto 0) <= (others => '0');
       -- bits 3...0 connected with 0
                       PROD3_SHIFT_SG(3) (NB downto SHAMT-NB+1) <= PROD3_SG(3)
286
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                       PROD3_SHIFT_SG(3) (SHAMT-NB downto 0) <= (others => '0');
       -- bits 3...0 connected with 0
                       PROD3_SHIFT_SG(4) (NB downto SHAMT-NB+1) <= PROD3_SG(4)
288
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                       PROD3_SHIFT_SG(4) (SHAMT-NB downto 0) <= (others => '0');
       -- bits 3...0 connected with 0
                       PROD3_SHIFT_SG(5) (NB downto SHAMT-NB+1) <= PROD3_SG(5)
290
      (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
```

```
PROD3_SHIFT_SG(5) (SHAMT-NB downto 0) <= (others => '0');
291
        -- bits 3...0 connected with 0
                        PROD3_SHIFT_SG(6) (NB downto SHAMT-NB+1) <= PROD3_SG(6)
       (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                        PROD3_SHIFT_SG(6) (SHAMT-NB downto 0) <= (others => '0');
293
       -- bits 3...0 connected with 0
                        PROD3_SHIFT_SG(7) (NB downto SHAMT-NB+1) <= PROD3_SG(7)
       (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                        PROD3_SHIFT_SG(7) (SHAMT-NB downto 0) <= (others => '0');
295
       -- bits 3...0 connected with 0
                        PROD3_SHIFT_SG(8) (NB downto SHAMT-NB+1) <= PROD3_SG(8)
296
       (2*NB-1 downto SHAMT); -- bits 13...4 connected with 25..16
                        PROD3_SHIFT_SG(8) (SHAMT-NB downto 0) <= (others => '0');
297
       -- bits 3...0 connected with 0
298
299
       -- registers at the output of multipliers
301
302
       multipliers_out_regs1: for i in 0 to 8 generate
303
           reg_i: nb_register
               generic map (NB => NB+1)
305
               port map (
                    CLK => CLK,
                    RST_n => RST_n_SG,
308
                   EN => EN_PIPELINE_REG,
309
                   D => PROD1_SHIFT_SG(i),
310
                    Q => PIPELINE_PROD1(i)
311
               );
312
       end generate multipliers_out_regs1;
313
       -- registers at the output of multipliers
315
316
       multipliers_out_regs2: for i in 0 to 8 generate
317
           reg_i: nb_register
               generic map (NB => NB+1)
319
               port map (
                    CLK => CLK,
321
                    RST_n => RST_n_SG,
322
                   EN => EN_PIPELINE_REG,
323
                   D => PROD2_SHIFT_SG(i),
                    Q => PIPELINE_PROD2(i)
325
               ):
326
       end generate multipliers_out_regs2;
       -- registers at the output of multipliers
330
       multipliers_out_regs3: for i in 0 to 8 generate
           reg_i: nb_register
332
               generic map (NB => NB+1)
               port map (
                    CLK => CLK,
335
                   RST_n => RST_n_SG,
336
                   EN => EN_PIPELINE_REG,
```

```
D => PROD3_SHIFT_SG(i),
                     Q => PIPELINE_PROD3(i)
339
                );
340
       end generate multipliers_out_regs3;
342
343
    -- Accumulation for Data Stream 1
       SUM1_SG(0) <= PIPELINE_PROD1(0) + PIPELINE_PROD1(1);</pre>
       SUM1_SG(1) <= SUM1_SG(0) + PIPELINE_PROD1(2);</pre>
346
       SUM1_SG(2) <= SUM1_SG(1) + PIPELINE_PROD1(3);</pre>
       SUM1_SG(3) <= SUM1_SG(2) + PIPELINE_PROD1(4);</pre>
348
       SUM1_SG(4) <= SUM1_SG(3) + PIPELINE_PROD1(5);</pre>
349
       SUM1_SG(5) <= SUM1_SG(4) + PIPELINE_PROD1(6);</pre>
350
       SUM1_SG(6) <= SUM1_SG(5) + PIPELINE_PROD1(7);</pre>
       SUM1_SG(7) <= SUM1_SG(6) + PIPELINE_PROD1(8);</pre>
352
353
            -- Accumulation for Data Stream 2
            SUM2_SG(0) <= PIPELINE_PROD2(0) + PIPELINE_PROD2(1);</pre>
            SUM2_SG(1) <= SUM2_SG(0) + PIPELINE_PROD2(2);</pre>
356
            SUM2_SG(2) <= SUM2_SG(1) + PIPELINE_PROD2(3);</pre>
            SUM2_SG(3) <= SUM2_SG(2) + PIPELINE_PROD2(4);</pre>
            SUM2_SG(4) <= SUM2_SG(3) + PIPELINE_PROD2(5);</pre>
359
            SUM2_SG(5) <= SUM2_SG(4) + PIPELINE_PROD2(6);</pre>
            SUM2_SG(6) <= SUM2_SG(5) + PIPELINE_PROD2(7);</pre>
            SUM2_SG(7) <= SUM2_SG(6) + PIPELINE_PROD2(8);</pre>
362
363
            -- Accumulation for Data Stream 3
       SUM3_SG(0) <= PIPELINE_PROD3(0) + PIPELINE_PROD3(1);
       SUM3_SG(1) <= SUM3_SG(0) + PIPELINE_PROD3(2);</pre>
366
       SUM3_SG(2) <= SUM3_SG(1) + PIPELINE_PROD3(3);</pre>
       SUM3_SG(3) <= SUM3_SG(2) + PIPELINE_PROD3(4);</pre>
       SUM3_SG(4) <= SUM3_SG(3) + PIPELINE_PROD3(5);
369
       SUM3_SG(5) <= SUM3_SG(4) + PIPELINE_PROD3(6);</pre>
370
       SUM3_SG(6) <= SUM3_SG(5) + PIPELINE_PROD3(7);</pre>
       SUM3_SG(7) <= SUM3_SG(6) + PIPELINE_PROD3(8);</pre>
372
    --Hold VOUT Logic
375
   VOUT_hold_PROC: process(CLK)
   begin
376
       if rising_edge(CLK) then
377
           VOUT <= VOUT_HOLD;</pre>
       end if;
379
  end process;
380
384 -- FSM State Transition Process
ses transition_PROC: process(CLK, RST_n)
   begin
   if (RST_n = '0') then
       CURRENT_STATE <= RESET; -- Asynchronous reset (active low), state =
       RESET
389 elsif rising_edge(CLK) then
   CURRENT_STATE <= NEXT_STATE; -- When RST inactive, next state is
```

```
assigned on each rising edge of CLK
391 end if;
392 end process;
394 -- FSM Next State Logic
395 next_state_PROC: process(CURRENT_STATE, VIN)
397 case CURRENT_STATE is
       when RESET =>
398
            if RST_n = '1' then
399
                 NEXT_STATE <= IDLE; -- Transition to IDLE after reset</pre>
400
            else
401
                 NEXT_STATE <= RESET; -- Stay in RESET until RST_n is high</pre>
402
            end if;
404
       when IDLE =>
405
            if VIN = '1' then
                 NEXT_STATE <= PROCESSING; -- Transition to PROCESSING when valid
407
        input is detected
408
            else
                 NEXT_STATE <= IDLE; -- Stay in IDLE if VIN is not valid</pre>
            end if;
410
411
       when PROCESSING =>
412
            if VIN = '1' then
413
                 NEXT_STATE <= PROCESSING; -- Continue processing if VIN is valid
414
            else
415
                 NEXT_STATE <= IDLE; -- If VIN is no longer valid, return to IDLE</pre>
417
            end if;
       end case;
420 end process;
422 -- FSM Output Logic (Control Signals)
423 output_PROC: process(CURRENT_STATE)
424 begin
   -- Default values for all output signals
       EN_IN_REG_SG <= '0';</pre>
427
       EN_SHIFT_SG <= '0';</pre>
428
       EN_PIPELINE_REG <= '0';</pre>
       EN_OUT_REG_SG <= '0';</pre>
430
       RST_n_SG <= '1';
431
       case CURRENT_STATE is
433
            when RESET =>
434
                 RST_n_SG <= '0'; -- Assert reset signal during RESET state
435
                 VOUT_HOLD <= '0'; -- Hold VOUT low during RESET state</pre>
437
            when IDLE =>
                 EN_IN_REG_SG <= '1'; -- Enable input registers for data capture</pre>
440
                 EN_SHIFT_SG <= '0';</pre>
                                               -- Disable shift register in IDLE
441
                 {\tt EN\_PIPELINE\_REG} \  \, {\tt <=} \  \, {\tt 'O';} \quad \, {\tt --} \  \, {\tt Disable} \  \, {\tt pipeline} \  \, {\tt registers}
442
```

```
EN_OUT_REG_SG <= '0'; -- Disable output register</pre>
               VOUT_HOLD <= '0';</pre>
                                              -- Set VOUT to low in IDLE state
444
445
          when PROCESSING =>
447
               EN_IN_REG_SG <= '1';</pre>
                                        -- Enable input registers for 3 data
448
      streams
               EN_SHIFT_SG <= '1';</pre>
                                             -- Enable shift register to process
449
       3 streams in parallel
               EN_PIPELINE_REG <= '1'; -- Enable pipeline registers to store</pre>
450
      shifted data
               EN_OUT_REG_SG <= '1';</pre>
                                          -- Enable output register to store
451
      results from all 3 streams
              VOUT_HOLD <= '1';</pre>
                                                -- Assert VOUT to indicate the
      data is ready for output
453
      end case;
456
end process;
459 end arch_fir_filter_advanced;
```