



Politecnico di Torino

Department of Electronics and Telecommunications

Report for the course  
**Integrated Systems Architecture**

Master degree in Electronics Engineering

Group: isa34

Names: Syed Akif Ali s329233, Mohammed Sarbas s328875, Hamza Sadiq s290058

Signature 1: \_\_\_\_\_

Signature 2: \_\_\_\_\_

Signature 3: \_\_\_\_\_

Signing this document the authors declare that, the contents and organization of this report constitute their own original work and do not compromise in any way the rights of third parties.

---

# Contents

<b>1</b>	<b>Lab 1: Design and Implementation of a FIR Digital filter</b>	<b>1</b>
1.1	Reference model development . . . . .	1
1.1.1	Filter design and coefficient quantization using Matlab . . . . .	1
1.1.2	Testing the filter and fixed point implementation . . . . .	1
1.2	VLSI implementation . . . . .	4
1.2.1	Architecture . . . . .	4
1.2.2	Simulation . . . . .	5
1.2.3	Logic synthesis . . . . .	6
1.2.4	Place and route . . . . .	9
1.3	Advanced architecture development . . . . .	10
1.3.1	Advanced Architecture . . . . .	10
1.3.2	Simulation . . . . .	10
1.3.3	Logic synthesis . . . . .	10
<b>2</b>	<b>Appendix 1</b>	<b>13</b>
2.1	myfir.vhd . . . . .	13
2.2	myfir_unfolded.vhd . . . . .	17

---

---

## CHAPTER 1

---

# Lab 1: Design and Implementation of a FIR Digital filter

### 1.1 Reference model development

This section looks at the design of a reference model for digital filter with cut-off frequency  $f_c = 2\text{kHz}$ , sampling frequency  $f_s = 10\text{kHz}$ . Given that  $p=1$  for group number 34, the digital filter to be designed is an *FIR filter*.

#### 1.1.1 Filter design and coefficient quantization using Matlab

The reference model is developed using MATLAB, with the file available on portale *myfir\_design.m*. The `f_cut_off` is set at 2000, in *myfir\_design.m*. The FIR filter order  $N$  and Number of bits  $n_b$  are calculated using the following equations. Where  $x=6$  (characters in *Sarbas*),  $y=5$  (characters in *Sadiq*), and  $p=1$ .

$$N = 2^p \cdot [(x \bmod 2) + 1] + 6 \cdot p \rightarrow N = 8$$

$$n_b = (y \bmod 7) + 8 \rightarrow n_b = 13$$

The  $N$  and  $nb$  variables are set in *my\_fir\_filter.m* as calculated above. Using the `fir1` MATLAB function the filter coefficients  $\mathbf{b}$  in floating point are:

-0.0061 -0.0136 0.0512 0.2657 0.4057 0.2657 0.0512 -0.0136 -0.0061

For  $n_b = 13$ , the co-efficients quantized on 13 bits are:

As real values (`bq`): -0.0063 -0.0137 0.0510 0.2656 0.4055 0.2656 0.0510 -0.0137 -0.0063

As integers (`bi`): -26 -56 209 1088 1661 1088 209 -56 -26

The frequency response of the filter using both coefficients is shown in fig 1.1.

#### 1.1.2 Testing the filter and fixed point implementation

##### First step: Matlab pseudo-fixed-point

To test the designed filter, the script *my\_fir\_filter.m* is used. It declares a composite input signal  $\mathbf{x}$  as the average of signals  $\mathbf{x1}$  frequency = 500Hz (in-band) and  $\mathbf{x2}$  frequency = 3500Hz (out-band). The function `myfir_design(N, nb)` is used to acquire `bi` and `bq`. Input  $\mathbf{x}$  is filtered using `filter(bq, 1, x)` function. The overlapping and subplots are shown in fig 1.3 and 1.2. In particular fig 1.2 shows that




Figure 1.1: Frequency Response of Filter using b and bq

dominant frequency in output samples is about 500Hz matching that of the required in-band  $x_1$  signal.




Figure 1.2: Subplots for  $x_1$ ,  $x_2$ ,  $x$  and  $y$

The script *my\_fir\_filter.m* also saves the input and filtered output as quantized integer values  $x_q$ ,  $y_q$ , using  $n_b - 1$  bits for fractional part and 1 bit for whole number part. Hence a fixed point representation of Q1.12 is employed.

### Second step: fixed-point C model

Using C, a pseudo hardware model for the FIR filter is developed. For this purpose the following conditions must be satisfied:




Figure 1.3: Overlapping plots for x1, x2, x and y

- Input signal  $x$  to the filter is limited to the range  $[-1, 1]$ .
- Input maximum frequency  $f_x \leq f_{nyquist}$  (5000Hz).
- 13 bits (Q1.12) is the  $n_b$  of inputs  $x$  and co-efficients  $b$ .

In *myfilterfir.c* the samples from MATLAB are read and passed to function **myfilter**. As seen in the code snippet 1.1.2 **myfilter** shifts new samples of  $x$  in the array **sx[]**. For each  $x$  shifted into **sx[]**, the accumulator loop calculates the product of  $i$ th value of **sx[i]** (input) and **bi[i]** (coefficients).

To optimize filter hardware area, the product, on  $n_b + n_b = 26$ bits (plus overflow) has to be shrunk on a lower bitwidth while maintaining Total Harmonic Distortion (THD) of  $y \leq -40$  dB. If the above conditions hold true, Shift Amount **SHAMT** = 16, give THD = -46.58 dB and allows discarding 16 LSB after multiplication, through  $>>$ . Then  $<< (SHAMT - NB + 1)$  restores the weight. Hence  $y$  is presented on 14 bits.

```

1 // shift and insert new sample in x shift register
2 for (i = NT - 1; i > 0; i--)
3     sx[i] = sx[i - 1];
4 sx[0] = x;
5
6 /// make the convolution (Moving average part only)
7 y = 0;
8 for (i = 0; i < NT; i++){
9     y += ((sx[i] * bi[i]) >> SHAMT) << (SHAMT - NB + 1);
10 }
11 return y;

```

### Comparsion C and MATLAB

Comparing the outputs samples generated by C code (*results\_c.txt*) with bit reduction and MATLAB (*resultsm.txt*), fig 1.4, we see that though the output plot still resembles the MATLAB model, the THD is increased from -75.72 dB (for MATLAB) to -46.58 dB (C with SHAMT = 16).




Figure 1.4: Comparing Outputs

## 1.2 VLSI implementation

### 1.2.1 Architecture

The architecture of the filter is shown in Figure 1.5. In Listing 2.1 the vhdl code describes the archi-




Figure 1.5: 8th order FIR filter

itecture which implements a Finite Impulse Response (FIR) filter with the following key components and functionalities:

- **Entity Definition:**

- The FIR filter entity defines the interface for the module with generics such as:
  - \* NB - Bit width of input and filter coefficients.

- \* N - Filter order.
- \* SHAMT - Shift amount for scaling products.
- Ports include clock (CLK), reset (RST\_n), input valid (VIN), output valid (VOUT), data input (DIN), data output (DOUT), and filter coefficients (B0 to B8).
- **Architecture:**
  - **Registers and Signals:**
    - \* Uses a custom component (`nb_register`) to implement input, output, and shift registers for intermediate values.
    - \* Internal signals are declared for data shifting, product computation, and summation.
  - **Product Calculation:**
    - \* Computes the product of filter coefficients (B0 to B8) and shifted input samples (SHIFT\_DATA\_SG).
    - \* Products are scaled using bitwise shifts (`>> SHAMT`).
  - **Summation:**
    - \* The products are accumulated through successive summations (SUM0\_SG to SUM7\_SG) to generate the filter output.
  - **FSM (Finite State Machine):**
    - \* Manages the filter operation through three states:
      - RESET: Resets internal signals.
      - IDLE: Prepares the system for processing.
      - PROCESSING: Computes the filter output when input is valid (VIN = '1').
    - \* State transitions are controlled by the `transition_PROC` process.
- **Output Logic:**
  - The computed filter output is stored in the output register and assigned to DOUT.
  - A signal VOUT indicates when the output is valid.

### 1.2.2 Simulation

201 samples were generated by the reference C model. On testing the *myfir.vhd*, the *data\_sink.vhd* gathers the filtered output. All 201 samples from *result.hdl* and *results\_c* match. To process all the samples the simulation lasts 1329.4 ns, that is, the first VOUT is generated at 18.7 ns and the final VOUT is generated at 1348.1 ns.




Figure 1.6: FIR Simulation Snapshot

A snapshot from 0 ns to 70 ns is shown in Figure 1.6 to highlight the behaviour of the filter when VIN moves from 0 to 1 and vice versa.

### 1.2.3 Logic synthesis

The TCL script is used for the synthesis of FIR filter design. Below is a brief explanation of each major step:

#### 1. Analyzing and Elaborating the Design:

- **analyze:** Analyzes the VHDL files (`mytypes.vhd`, `nb_register.vhd`, and `myfir.vhd`) and associates them with the `work` library.
- **elaborate:** Elaborates the `fir_filter` entity using the architecture `arch_fir_filter`.

#### 2. Clock Constraints:

The design was synthesized with zero clock period and the clock period increased iteratively to **3.4 ns** with all timing constraints met and `slack = 0`.

- **create\_clock:** Defines a clock named `MY_CLK` with a period of 3.4 ns.
- **set\_dont\_touch\_network:** Prevents optimization of the clock network.
- **set\_clock\_uncertainty:** Adds a clock uncertainty of 0.07 ns for `MY_CLK`.

#### 3. Input/Output Timing Constraints:

- **set\_input\_delay:** Specifies a maximum input delay of 0.5 ns for all inputs except `CLK`.
- **set\_output\_delay:** Specifies a maximum output delay of 0.5 ns for all outputs.

#### 4. Output Load Setting:

- **set\_oload:** Retrieves the output load of a buffer (`BUF_X4`) from the Nangate open cell library.
- **set\_load:** Applies this load to all output ports.

#### 5. Compilation:

is done without clock gating (fig 1.7, 1.8 and 1.9) and with clock gating enabled (fig 1.10, 1.11 and 1.12).

- **compile:** Performs synthesis, mapping the design to the target technology library.

#### 6. Reporting:

- **report\_timing:** Generates a timing report and saves it as `fir_timing.rpt`.
- **report\_area:** Generates an area report and saves it as `fir_area.rpt`.
- **report\_power:** Generates a power report and saves it as `fir_power.rpt`.

#### 7. Hierarchy Flattening:

- **ungroup -all -flatten:** Flattens the hierarchical structure into a single-level design.

#### 8. Netlist and SDF Generation:

- **change\_names:** Renames signals and components to adhere to Verilog naming conventions.
- **write\_sdf:** Exports the timing information in SDF format (`myfir.sdf`).
- **write:** Generates the synthesized Verilog netlist (`myfir.v`).
- **write\_sdc:** Outputs the design constraints file (`myfir.sdc`).

With clock period constrained to **3.4 ns**, the maximum frequency  $f_M$  is **294 MHz** is obtained.



clock MY_CLK (rise edge)	3.40	3.40
clock network delay (ideal)	0.00	3.40
clock uncertainty	-0.07	3.33
out register/Q reg[13]/CK (DFFRS_X1)	0.00	3.33 r
library setup time	-0.04	3.29
data required time		3.29
-----		
data required time		3.29
data arrival time		-3.29
-----		
slack (MET)		0.00

Figure 1.7: FIR timing report without clock gating

Number of ports:	908
Number of nets:	5604
Number of cells:	4212
Number of combinational cells:	4056
Number of sequential cells:	134
Number of macros/black boxes:	0
Number of buf/inv:	534
Number of references:	29
Combinational area:	6910.148021
Buf/Inv area:	296.058002
Noncombinational area:	612.065979
Macro/Black Box area:	0.000000
Net Interconnect area:	undefined (Wire load has zero net area)
Total cell area:	7522.214000
Total area:	undefined
1	

Figure 1.8: FIR area report without clock gating

Global Operating Voltage = 1.1					
Power-specific unit information :					
Voltage Units = 1V					
Capacitance Units = 1.000000ff					
Time Units = 1ns					
Dynamic Power Units = 1uW (derived from V,C,T units)					
Leakage Power Units = 1nW					
Cell Internal Power = 839.8830 uW (58%)					
Net Switching Power = 603.0717 uW (42%)					
-----					
Total Dynamic Power = 1.4430 mW (100%)					
Cell Leakage Power = 159.1510 uW					
Power Group	Internal Power	Switching Power	Leakage Power	Total Power	( % ) Attrs
-----					
io_pad	0.0000	0.0000	0.0000	0.0000	( 0.00%)
memory	0.0000	0.0000	0.0000	0.0000	( 0.00%)
black_box	0.0000	0.0000	0.0000	0.0000	( 0.00%)
clock_network	0.0000	0.0000	0.0000	0.0000	( 0.00%)
register	239.0674	20.5900	1.0491e+04	270.1479	( 16.86%)
sequential	0.0000	0.0000	0.0000	0.0000	( 0.00%)
combinational	600.8153	582.4828	1.4866e+05	1.3320e+03	( 83.14%)
-----					
Total	839.8827 uW	603.0728 uW	1.5915e+05 nW	1.6021e+03 uW	

Figure 1.9: FIR power report without clock gating

clock MY_CLK (rise edge)	3.40	3.40
clock network delay (ideal)	0.00	3.40
clock uncertainty	-0.07	3.33
out_register/Q_reg[13]/CK (DFF_X1)	0.00	3.33 r
library setup time	-0.03	3.30
data required time		3.30
-----		
data required time		3.30
data arrival time		-3.30
-----		
slack (MET)		0.00

Figure 1.10: FIR timing report with clock gating

Number of ports:	948
Number of nets:	5481
Number of cells:	4054
Number of combinational cells:	3869
Number of sequential cells:	144
Number of macros/black boxes:	0
Number of buf/inv:	387
Number of references:	32
Combinational area:	6762.784016
Buf/Inv area:	223.972001
Noncombinational area:	650.103979
Macro/Black Box area:	0.000000
Net Interconnect area:	undefined (Wire load has zero net area)
Total cell area:	7412.887995
Total area:	undefined

Figure 1.11: FIR area report with clock gating

Global Operating Voltage = 1.1						
Power-specific unit information :						
Voltage Units = 1V						
Capacitance Units = 1.000000ff						
Time Units = 1ns						
Dynamic Power Units = 1uW (derived from V,C,T units)						
Leakage Power Units = 1nW						
Cell Internal Power = 831.1591 uW (57%)						
Net Switching Power = 631.0717 uW (43%)						
-----						
Total Dynamic Power = 1.4622 mW (100%)						
Cell Leakage Power = 156.9152 uW						
Power Group	Internal Power	Switching Power	Leakage Power	Total Power	( % )	Attrs
-----						
io_pad	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
memory	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
black_box	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
clock_network	37.7576	54.0771	567.5906	92.4023	( 5.71%)	
register	194.7776	17.8230	1.0429e+04	223.0292	( 13.77%)	
sequential	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
combinational	598.6235	559.1716	1.4592e+05	1.3037e+03	( 80.52%)	
-----						
Total	831.1586 uW	631.0718 uW	1.5692e+05 nW	1.6191e+03 uW		

Figure 1.12: FIR power report with clock gating

### 1.2.4 Place and route

The process of place and route in Cadence Innovus involved the following steps: design import, floorplanning, power planning and routing, cell placement, clock tree synthesis, signal routing, and timing and design analysis. After importing the design, the floorplan is structured, power rings are inserted, and standard cell power routing is performed. Cells are then placed, and pre- and post-clock tree synthesis optimizations are applied. The clock tree is synthesized, and signal routing is carried out. Post-routing optimization is performed, and filler cells are added to complete the placement. Finally, parasitics are extracted, timing analysis as shown in figure (1.14, 1.15) is conducted, and design connectivity and design rules are verified.




Figure 1.13: Snapshot of FIR filter

Setup views included:  
MyAnView

Setup mode	all	reg2reg	reg2cgate	default
WNS (ns):	0.562	1.077	2.650	0.562
TNS (ns):	0.000	0.000	0.000	0.000
Violating Paths:	0	0	0	0
All Paths:	160	131	10	43

DRVs	Real		Total
	Nr nets(terms)	Worst Vio	Nr nets(terms)
max_cap	0 (0)	0.000	0 (0)
max_tran	0 (0)	0.000	0 (0)
max_fanout	0 (0)	0	0 (0)
max_length	0 (0)	0	0 (0)

Figure 1.14: SetUp Time Summary

Hold views included:  
MyAnView

Hold mode	all	reg2reg	reg2cgate	default
WNS (ns):	0.106	0.106	0.201	0.000
TNS (ns):	0.000	0.000	0.000	0.000
Violating Paths:	0	0	0	0
All Paths:	141	131	10	0

Figure 1.15: Hold Time Summary

## 1.3 Advanced architecture development

### 1.3.1 Advanced Architecture

The architecture of the pipelined filter is shown in Figure 1.16 FIR filter is improved with the unfolding




Figure 1.16: 8th order pipelined FIR filter

factor of 3 and pipelined, to improve both throughput and maximize the frequency. Added registers after each multiplication to reduce the critical path. The architecture is described in Listing 2.2.

### 1.3.2 Simulation

To increase the processing speed of the 201-samples through the FIR filter, a parallel processing approach is employed. By unfolding the filter three times, three samples were processed simultaneously and effectively triples the throughput. To further enhance performance, pipelining also introduced, which divides the critical path into smaller stages, allowing for concurrent processing of multiple samples. This combined approach improved the filter's overall speed and efficiency.

### 1.3.3 Logic synthesis

The modified TCL script is used for the synthesis of the FIR filter design with unfolded version. Below is a brief explanation of each major step:




Figure 1.17: Simulation snapshot of Unfolded FIR filter

### 1. Analyzing and Elaborating the FIR unfolded Design:

- **analyze:** Analyzes the VHDL files (`mytypes.vhd`, `nb_register.vhd`, and `myfir_unfolded.vhd`) and associates them with the `work` library.
- **elaborate:** Elaborates the `fir_filter_advanced` entity using the architecture `arch_fir_filter_advanced`.

2. **Clock Constraints:** The design was synthesized with zero clock period and the clock period increased iteratively to **2.8 ns** with all timing constraints met and `slack = 0`.

- `create_clock:` Defines a clock named `MY_CLK` with a period of 2.8 ns.
- `set_dont_touch_network:` Prevents optimization of the clock network.
- `set_clock_uncertainty:` Adds a clock uncertainty of 0.07 ns for `MY_CLK`.

3. **Compilation:** is done with clock gating enabled (fig 1.18, 1.19 and 1.20).

- `compile:` Performs synthesis, mapping the design to the target technology library.

### 4. Reporting:

- `report_timing:` Generates a timing report and saves it as `fir_unfolded_timing.rpt`.
- `report_area:` Generates an area report and saves it as `fir_unfolded_area.rpt`.
- `report_power:` Generates a power report and saves it as `fir_unfolded_power.rpt`.

With clock period = 2.8 ns and the maximum frequency  $F_M$  is 357 MHz.

clock MY_CLK (rise edge)	2.80	2.80
clock network delay (ideal)	0.00	2.80
clock uncertainty	-0.07	2.73
reg_i_6/Q_reg[13]/CK (DFF_X1)	0.00	2.73
library setup time	-0.04	2.69
data required time		2.69
data arrival time		-2.69
slack (MET)		0.00

Figure 1.18: FIR timing report with clock gating

```

Number of ports:          4075
Number of nets:          19169
Number of cells:         13722
Number of combinational cells: 12916
Number of sequential cells: 607
Number of macros/black boxes: 0
Number of buf/inv:       1597
Number of references:     104

Combinational area:      21650.006039
Buf/Inv area:           985.796000
Noncombinational area:   2759.749913
Macro/Black Box area:    0.000000
Net Interconnect area:   undefined (Wire load has zero net area)

Total cell area:         24409.755951
Total area:              undefined

```

Figure 1.19: FIR area report with clock gating

```

Global Operating Voltage = 1.1
Power-specific unit information :
  Voltage Units = 1V
  Capacitance Units = 1.000000ff
  Time Units = 1ns
  Dynamic Power Units = 1uW (derived from V,C,T units)
  Leakage Power Units = 1nW

Cell Internal Power = 3.6629 mW (57%)
Net Switching Power = 2.7807 mW (43%)
-----
Total Dynamic Power = 6.4436 mW (100%)

Cell Leakage Power = 516.9993 uW

Power Group      Internal Power      Switching Power      Leakage Power      Total Power ( % ) Attrs
-----
io_pad           0.0000           0.0000           0.0000           0.0000 ( 0.00%)
memory           0.0000           0.0000           0.0000           0.0000 ( 0.00%)
black_box        0.0000           0.0000           0.0000           0.0000 ( 0.00%)
clock_network    186.1540        269.2483        2.3361e+03        457.7383 ( 6.58%)
register         995.0648        101.4356        4.6012e+04        1.1425e+03 ( 16.41%)
sequential       0.0000           0.0000           0.0000           0.0000 ( 0.00%)
combinational    2.4817e+03      2.4100e+03      4.6865e+05        5.3604e+03 ( 77.01%)
-----
Total            3.6630e+03 uW   2.7806e+03 uW   5.1700e+05 nW     6.9606e+03 uW

```

Figure 1.20: FIR power report with clock gating

---

## CHAPTER 2

---

# Appendix 1

### 2.1 myfir.vhd

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4 use ieee.std_logic_unsigned.all;
5
6 use work.myTypes.all;
7
8 entity fir_filter is
9     generic (
10         NB : integer := 13; -- Bit Width
11         N : integer := 8; -- Filter Order
12         SHAMT : integer := 16); -- Shift Amount
13     port (
14         CLK : in std_logic;
15         RST_n : in std_logic; -- Active Low Reset
16
17         VIN : in std_logic;
18         VOUT : out std_logic;
19
20         DIN : in std_logic_vector(NB-1 downto 0);
21         DOUT : out std_logic_vector(NB downto 0);
22
23         B0 : in std_logic_vector(NB-1 downto 0);
24         B1 : in std_logic_vector(NB-1 downto 0);
25         B2 : in std_logic_vector(NB-1 downto 0);
26         B3 : in std_logic_vector(NB-1 downto 0);
27         B4 : in std_logic_vector(NB-1 downto 0);
28         B5 : in std_logic_vector(NB-1 downto 0);
29         B6 : in std_logic_vector(NB-1 downto 0);
30         B7 : in std_logic_vector(NB-1 downto 0);
31         B8 : in std_logic_vector(NB-1 downto 0));
32 end fir_filter;
33
34 architecture arch_fir_filter of fir_filter is
35
```

```

36 component nb_register is
37     generic (
38         NB: integer := 13);
39     port (
40         CLK : in std_logic;
41         RST_n : in std_logic;
42         EN : in std_logic;
43         D : in signed (NB-1 downto 0);
44         Q: out signed (NB-1 downto 0));
45 end component nb_register;
46
47 -- Declare Signals
48 signal DOUT_SG : signed (NB downto 0); -- Signed Output Samples
49
50 type SHIFT_DATA_ARRAY is array (0 to N) of signed (NB-1 downto 0);
51 signal SHIFT_DATA_SG : SHIFT_DATA_ARRAY;
52
53 signal PROD0_SG, PROD1_SG, PROD2_SG, PROD3_SG, PROD4_SG, PROD5_SG,
54 PROD6_SG, PROD7_SG, PROD8_SG : signed (2*N-1 downto 0);
55 signal PROD0_SHIFT_SG, PROD1_SHIFT_SG, PROD2_SHIFT_SG, PROD3_SHIFT_SG,
56 PROD4_SHIFT_SG, PROD5_SHIFT_SG, PROD6_SHIFT_SG, PROD7_SHIFT_SG,
57 PROD8_SHIFT_SG : signed (NB downto 0);
58 signal SUM0_SG, SUM1_SG, SUM2_SG, SUM3_SG, SUM4_SG, SUM5_SG, SUM6_SG,
59 SUM7_SG : signed (NB+1-1 downto 0);
60
61 signal EN_OUT_REG_SG, EN_SHIFT_SG, RST_n_SG, EN_IN_REG_SG: std_logic;
62
63 -- signal to hold VOUT
64 signal VOUT_HOLD : std_logic := '0';
65
66 -- FSM States
67 type STATE_TYPE is (RESET, IDLE, PROCESSING);
68 signal CURRENT_STATE, NEXT_STATE : STATE_TYPE;
69
70 begin
71
72     -- Instantiate input register
73     -- Acquire from DIN and send to shift_register 0
74     in_register: nb_register
75     generic map (NB => NB)
76     port map (CLK => CLK, RST_n => RST_n_SG, EN => EN_IN_REG_SG, D => signed(
77         DIN), Q => SHIFT_DATA_SG(0));
78
79     -- Instantiate (N) shift registers.
80     gEN_SHIFT_SG_registers: for i in 0 to N-1 generate
81         shift_register: nb_register
82         generic map (NB => NB)
83         port map (CLK => CLK, RST_n => RST_n_SG, EN => EN_SHIFT_SG, D =>
84             SHIFT_DATA_SG(i), Q => SHIFT_DATA_SG(i+1));
85     end generate gEN_SHIFT_SG_registers;
86
87     -- Instantiate output register
88     -- Acquire data from final Adder and send to DOUT
89     out_register: nb_register

```



```

84  generic map (NB => NB+1) --
85  port map (CLK => CLK, RST_n => RST_n_SG, EN => EN_OUT_REG_SG, D =>
SUM7_SG, Q => DOUT_SG);
86  DOUT <= std_logic_vector(DOUT_SG);
87
88  -- Get Products, * doesn't require operand resizing
89  PROD0_SG <= signed (B0) * SHIFT_DATA_SG(0);
90  PROD1_SG <= signed (B1) * SHIFT_DATA_SG(1);
91  PROD2_SG <= signed (B2) * SHIFT_DATA_SG(2);
92  PROD3_SG <= signed (B3) * SHIFT_DATA_SG(3);
93  PROD4_SG <= signed (B4) * SHIFT_DATA_SG(4);
94  PROD5_SG <= signed (B5) * SHIFT_DATA_SG(5);
95  PROD6_SG <= signed (B6) * SHIFT_DATA_SG(6);
96  PROD7_SG <= signed (B7) * SHIFT_DATA_SG(7);
97  PROD8_SG <= signed (B8) * SHIFT_DATA_SG(8);
98
99  -- Shift Products
100  -- ((sx[i] * bi[i]) >> SHAMT) << (SHAMT - NB + 1);
101  ----- Shift 1, get 10b MSB from 26b keeping THD < -40dB _
-----
102  ----- Shift 2, amplification to match Matlab result
-----
103  PROD0_SHIFT_SG (NB downto SHAMT-NB+1) <= PROD0_SG (2*NB-1 downto SHAMT);
-- bits 14...4 connected with 25..16
104  PROD0_SHIFT_SG (SHAMT-NB downto 0) <= (others => '0'); -- bits 3...0
connected with 0
105  PROD1_SHIFT_SG (NB downto SHAMT-NB+1) <= PROD1_SG (2*NB-1 downto SHAMT);
-- bits 14...4 connected with 25..16
106  PROD1_SHIFT_SG (SHAMT-NB downto 0) <= (others => '0'); -- bits 3...0
connected with 0
107  PROD2_SHIFT_SG (NB downto SHAMT-NB+1) <= PROD2_SG (2*NB-1 downto SHAMT);
-- bits 14...4 connected with 25..16
108  PROD2_SHIFT_SG (SHAMT-NB downto 0) <= (others => '0'); -- bits 3...0
connected with 0
109  PROD3_SHIFT_SG (NB downto SHAMT-NB+1) <= PROD3_SG (2*NB-1 downto SHAMT);
-- bits 14...4 connected with 25..16
110  PROD3_SHIFT_SG (SHAMT-NB downto 0) <= (others => '0'); -- bits 3...0
connected with 0
111  PROD4_SHIFT_SG (NB downto SHAMT-NB+1) <= PROD4_SG (2*NB-1 downto SHAMT);
-- bits 14...4 connected with 25..16
112  PROD4_SHIFT_SG (SHAMT-NB downto 0) <= (others => '0'); -- bits 3...0
connected with 0
113  PROD5_SHIFT_SG (NB downto SHAMT-NB+1) <= PROD5_SG (2*NB-1 downto SHAMT);
-- bits 14...4 connected with 25..16
114  PROD5_SHIFT_SG (SHAMT-NB downto 0) <= (others => '0'); -- bits 3...0
connected with 0
115  PROD6_SHIFT_SG (NB downto SHAMT-NB+1) <= PROD6_SG (2*NB-1 downto SHAMT);
-- bits 14...4 connected with 25..16
116  PROD6_SHIFT_SG (SHAMT-NB downto 0) <= (others => '0'); -- bits 3...0
connected with 0
117  PROD7_SHIFT_SG (NB downto SHAMT-NB+1) <= PROD7_SG (2*NB-1 downto SHAMT);
-- bits 14...4 connected with 25..16
118  PROD7_SHIFT_SG (SHAMT-NB downto 0) <= (others => '0'); -- bits 3...0
connected with 0

```

```

119  PROD8_SHIFT_SG (NB downto SHAMT-NB+1) <= PROD8_SG (2*Nb-1 downto SHAMT);
-- bits 14...4 connected with 25..16
120  PROD8_SHIFT_SG (SHAMT-NB downto 0) <= (others => '0'); -- bits 3...0
connected with 0

121
122  -- Get Sums, resize products to fit NB+1 bits
123  SUM0_SG <= PROD0_SHIFT_SG + PROD1_SHIFT_SG;
124  SUM1_SG <= SUM0_SG + PROD2_SHIFT_SG;
125  SUM2_SG <= SUM1_SG + PROD3_SHIFT_SG;
126  SUM3_SG <= SUM2_SG + PROD4_SHIFT_SG;
127  SUM4_SG <= SUM3_SG + PROD5_SHIFT_SG;
128  SUM5_SG <= SUM4_SG + PROD6_SHIFT_SG;
129  SUM6_SG <= SUM5_SG + PROD7_SHIFT_SG;
130  SUM7_SG <= SUM6_SG + PROD8_SHIFT_SG;
131
132  -- Hold VOUT Logic
133  VOUT_hold_PROC: process(CLK)
134  begin
135      if rising_edge(CLK) then
136          VOUT <= VOUT_HOLD;
137      end if;
138  end process;
139
140  -- FSM State Transition Process
141  transition_PROC: process(CLK, RST_n)
142  begin
143      if (RST_n = '0') then
144          CURRENT_STATE <= RESET; -- Asynchronous RST active (low), CS =
RESET
145      elsif rising_edge(CLK) then
146          CURRENT_STATE <= NEXT_STATE; -- When RST inactive CS = NS on
every CLK rise edge
147      end if;
148  end process;
149
150  -- FSM Next State Logic
151  next_state_PROC: process(CURRENT_STATE, VIN)
152  begin
153      case CURRENT_STATE is
154          when RESET =>
155              if RST_n = '1' then
156                  NEXT_STATE <= PROCESSING; --
Transition to IDLE after reset
157              else
158                  NEXT_STATE <= RESET;
159              end if;
160          when IDLE =>
161              if VIN = '1' then
162                  NEXT_STATE <= PROCESSING; -- Move to
processing when valid input is detected
163              else
164                  NEXT_STATE <= IDLE;
165              end if;
166          when PROCESSING =>

```

```

167         if VIN = '1' then
168             NEXT_STATE <= PROCESSING;           -- Continue
processing if VIN is still valid
169         else
170             NEXT_STATE <= IDLE;                 -- Otherwise,
return to IDLE
171         end if;
172     end case;
173 end process;
174
175 output_PROC : process(CURRENT_STATE)
176 begin
177     EN_IN_REG_SG <= '0';
178     EN_OUT_REG_SG <= '0';
179     EN_SHIFT_SG <= '0';
180     RST_n_SG <= '1';
181     case CURRENT_STATE is
182     when RESET =>
183         RST_n_SG <= '0';
184         VOUT_HOLD <= '0';
185     when IDLE =>
186         EN_IN_REG_SG <= '1';
187         EN_SHIFT_SG <= '0';
188         EN_OUT_REG_SG <= '0';
189         VOUT_HOLD <= '0';
190     when PROCESSING =>
191         EN_IN_REG_SG <= '1';
192         EN_SHIFT_SG <= '1';
193         EN_OUT_REG_SG <= '1';
194         VOUT_HOLD <= '1';
195     end case;
196 end process;
197
198 end architecture arch_fir_filter;

```

## 2.2 myfir\_unfolded.vhd

```

1
2 library ieee;
3 use ieee.std_logic_1164.all;
4 use ieee.numeric_std.all;
5 use ieee.std_logic_unsigned.all;
6
7 use work.myTypes.all;
8
9 entity fir_filter_advanced is
10     generic (
11         NB : integer := 13;  -- Bit Width
12         N : integer := 8;    -- Filter Order
13         SHAMT : integer := 16 -- Shift Amount
14     );
15     port (

```

```

16     CLK : in std_logic;
17     RST_n : in std_logic; -- Active Low Reset
18     VIN : in std_logic; -- Valid Input Signal
19     VOUT : out std_logic; -- Valid Output Signal
20     DIN3k : in std_logic_vector(NB-1 downto 0);
21     DIN3k1 : in std_logic_vector(NB-1 downto 0);
22     DIN3k2 : in std_logic_vector(NB-1 downto 0);
23
24     DOUT3k : out std_logic_vector(NB downto 0);
25     DOUT3k1 : out std_logic_vector(NB downto 0);
26     DOUT3k2 : out std_logic_vector(NB downto 0);
27
28     B0 : in std_logic_vector(NB-1 downto 0);
29     B1 : in std_logic_vector(NB-1 downto 0);
30     B2 : in std_logic_vector(NB-1 downto 0);
31     B3 : in std_logic_vector(NB-1 downto 0);
32     B4 : in std_logic_vector(NB-1 downto 0);
33     B5 : in std_logic_vector(NB-1 downto 0);
34     B6 : in std_logic_vector(NB-1 downto 0);
35     B7 : in std_logic_vector(NB-1 downto 0);
36     B8 : in std_logic_vector(NB-1 downto 0)
37 );
38 end fir_filter_advanced;
39
40 architecture arch_fir_filter_advanced of fir_filter_advanced is
41
42     -- Component Declaration for nb_register
43     component nb_register is
44         generic (
45             NB: integer := 13);
46         port (
47             CLK : in std_logic;
48             RST_n : in std_logic;
49             EN : in std_logic;
50             D : in signed (NB-1 downto 0);
51             Q: out signed (NB-1 downto 0));
52     end component;
53
54
55
56     ----- Declare Signals
57     signal DOUT3k_SG, DOUT3k1_SG, DOUT3k2_SG : signed (NB downto 0); ----
58     signed output samples
59
60     -- Signal Declarations for Input Registers and Shift Registers
61     type SHIFT_DATA_ARRAY1 is array (0 to 2) of signed (NB-1 downto 0);
62     signal SHIFT_DATA_SG1 : SHIFT_DATA_ARRAY1;
63
64     type SHIFT_DATA_ARRAY2 is array (0 to 3) of signed (NB-1 downto 0);
65     signal SHIFT_DATA_SG2, SHIFT_DATA_SG3 : SHIFT_DATA_ARRAY2;
66
67     -- Signals for Product Storage
68     type PROD_ARRAY is array (0 to 8) of signed(2*NB-1 downto 0);
69     signal PROD1_SG, PROD2_SG, PROD3_SG : PROD_ARRAY;

```

```

69
70     type SHIFTED_PROD is array (0 to 8) of signed (NB downto 0);
71     signal PROD1_SHIFT_SG, PROD2_SHIFT_SG, PROD3_SHIFT_SG : SHIFTED_PROD;
72
73     -- Pipeline Registers for storing shifted products
74     signal PIPELINE_PROD1, PIPELINE_PROD2, PIPELINE_PROD3 : SHIFTED_PROD;
75
76     -- Signals for Accumulation
77
78     type SUM_SG is array (0 to 7) of signed (NB+1-1 downto 0);
79     signal SUM1_SG, SUM2_SG, SUM3_SG : SHIFTED_PROD;
80
81     -- signal SUM1, SUM2, SUM3 : signed(NB+1-1 downto 0);
82
83     -- FSM State Signals
84     type STATE_TYPE is (RESET, IDLE, PROCESSING);
85     signal CURRENT_STATE, NEXT_STATE : STATE_TYPE;
86
87     -- Control Signals
88     signal EN_OUT_REG_SG, EN_SHIFT_SG, RST_n_SG, EN_IN_REG_SG,
89     EN_PIPELINE_REG : std_logic;
90
91     -- signal to hold VOUT
92     signal VOUT_HOLD : std_logic := '0';
93
94
95 begin
96
97     --instantiate Input Registers using nb_register
98     in_reg1: nb_register
99     generic map (NB => NB)
100     port map (
101         CLK => CLK,
102         RST_n => RST_n_SG,
103         EN => EN_IN_REG_SG,
104         D => signed(DIN3k),
105         Q => SHIFT_DATA_SG1(0)
106     );
107
108     in_reg2: nb_register
109     generic map (NB => NB)
110     port map (
111         CLK => CLK,
112         RST_n => RST_n_SG,
113         EN => EN_IN_REG_SG,
114         D => signed(DIN3k1),
115         Q => SHIFT_DATA_SG2(0)
116     );
117
118     in_reg3: nb_register
119     generic map (NB => NB)
120     port map (
121         CLK => CLK,

```

```

122         RST_n => RST_n_SG,
123         EN => EN_IN_REG_SG,
124         D => signed(DIN3k2),
125         Q => SHIFT_DATA_SG3(0)
126     );
127
128     -- registers for xn[3k]
129 shift_reg_3k: for i in 0 to 1 generate
130     reg_i: nb_register generic map (NB => NB)
131         port map (
132             CLK => CLK,
133             RST_n => RST_n_SG,
134             EN => EN_SHIFT_SG,
135             D => SHIFT_DATA_SG1(i),
136             Q => SHIFT_DATA_SG1(i+1)
137         );
138 end generate shift_reg_3k;
139
140 -- registers for xn[3k+1]
141 shift_reg_3k_plus_1: for i in 0 to 2 generate
142     reg_i: nb_register generic map (NB => NB)
143         port map (
144             CLK => CLK,
145             RST_n => RST_n_SG,
146             EN => EN_SHIFT_SG,
147             D => SHIFT_DATA_SG2(i),
148             Q => SHIFT_DATA_SG2(i+1)
149         );
150 end generate shift_reg_3k_plus_1;
151
152 -- registers for xn[3k+2]
153 shift_reg_3k_plus_2: for i in 0 to 2 generate
154     reg_i: nb_register generic map (NB => NB)
155         port map (
156             CLK => CLK,
157             RST_n => RST_n_SG,
158             EN => EN_SHIFT_SG,
159             D => SHIFT_DATA_SG3(i),
160             Q => SHIFT_DATA_SG3(i+1)
161         );
162 end generate shift_reg_3k_plus_2;
163
164
165 -- Instantiate Output Registers using nb_register
166 out_reg1: nb_register
167     generic map (NB => NB+1)
168     port map (
169         CLK => CLK,
170         RST_n => RST_n_SG,
171         EN => EN_OUT_REG_SG,
172         D => SUM1_SG(7),
173         Q => DOUT3k_SG
174     );
175 DOUT3k <= std_logic_vector(DOUT3k_SG);

```

```

176
177 out_reg2: nb_register
178     generic map (NB => NB+1)
179     port map (
180         CLK => CLK,
181         RST_n => RST_n_SG,
182         EN => EN_OUT_REG_SG,
183         D => SUM2_SG(7),
184         Q => DOUT3k1_SG
185     );
186 DOUT3k1 <= std_logic_vector(DOUT3k1_SG);
187
188 out_reg3: nb_register
189     generic map (NB => NB+1)
190     port map (
191         CLK => CLK,
192         RST_n => RST_n_SG,
193         EN => EN_OUT_REG_SG,
194         D => SUM3_SG(7),
195         Q => DOUT3k2_SG
196     );
197 DOUT3k2 <= std_logic_vector(DOUT3k2_SG);
198
199
200
201     -- Get Products for Data Stream 1
202     PROD1_SG(0) <= signed(B0) * SHIFT_DATA_SG1(0);
203     PROD1_SG(1) <= signed(B1) * SHIFT_DATA_SG3(1);
204     PROD1_SG(2) <= signed(B2) * SHIFT_DATA_SG2(1);
205     PROD1_SG(3) <= signed(B3) * SHIFT_DATA_SG1(1);
206     PROD1_SG(4) <= signed(B4) * SHIFT_DATA_SG3(2);
207     PROD1_SG(5) <= signed(B5) * SHIFT_DATA_SG2(2);
208     PROD1_SG(6) <= signed(B6) * SHIFT_DATA_SG1(2);
209     PROD1_SG(7) <= signed(B7) * SHIFT_DATA_SG3(3);
210     PROD1_SG(8) <= signed(B8) * SHIFT_DATA_SG2(3);
211
212     -- Get Products for Data Stream 2
213     PROD2_SG(0) <= signed(B0) * SHIFT_DATA_SG2(0);
214     PROD2_SG(1) <= signed(B1) * SHIFT_DATA_SG1(0);
215     PROD2_SG(2) <= signed(B2) * SHIFT_DATA_SG3(1);
216     PROD2_SG(3) <= signed(B3) * SHIFT_DATA_SG2(1);
217     PROD2_SG(4) <= signed(B4) * SHIFT_DATA_SG1(1);
218     PROD2_SG(5) <= signed(B5) * SHIFT_DATA_SG3(2);
219     PROD2_SG(6) <= signed(B6) * SHIFT_DATA_SG2(2);
220     PROD2_SG(7) <= signed(B7) * SHIFT_DATA_SG1(2);
221     PROD2_SG(8) <= signed(B8) * SHIFT_DATA_SG3(3);
222
223     -- Get Products for Data Stream 3
224     PROD3_SG(0) <= signed(B0) * SHIFT_DATA_SG3(0);
225     PROD3_SG(1) <= signed(B1) * SHIFT_DATA_SG2(0);
226     PROD3_SG(2) <= signed(B2) * SHIFT_DATA_SG1(0);
227     PROD3_SG(3) <= signed(B3) * SHIFT_DATA_SG3(1);
228     PROD3_SG(4) <= signed(B4) * SHIFT_DATA_SG2(1);
229     PROD3_SG(5) <= signed(B5) * SHIFT_DATA_SG1(1);

```

```

230         PROD3_SG(6) <= signed(B6) * SHIFT_DATA_SG3(2);
231         PROD3_SG(7) <= signed(B7) * SHIFT_DATA_SG2(2);
232         PROD3_SG(8) <= signed(B8) * SHIFT_DATA_SG1(2);
233
234
235         -- Shift Products for Data Stream 1
236
237         PROD1_SHIFT_SG(0) (NB downto SHAMT-NB+1) <= PROD1_SG(0)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
238         PROD1_SHIFT_SG(0) (SHAMT-NB downto 0) <= (others => '0');
-- bits 3...0 connected with 0
239         PROD1_SHIFT_SG(1) (NB downto SHAMT-NB+1) <= PROD1_SG(1)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
240         PROD1_SHIFT_SG(1) (SHAMT-NB downto 0) <= (others => '0');
-- bits 3...0 connected with 0
241         PROD1_SHIFT_SG(2) (NB downto SHAMT-NB+1) <= PROD1_SG(2)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
242         PROD1_SHIFT_SG(2) (SHAMT-NB downto 0) <= (others => '0');
-- bits 3...0 connected with 0
243         PROD1_SHIFT_SG(3) (NB downto SHAMT-NB+1) <= PROD1_SG(3)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
244         PROD1_SHIFT_SG(3) (SHAMT-NB downto 0) <= (others => '0');
-- bits 3...0 connected with 0
245         PROD1_SHIFT_SG(4) (NB downto SHAMT-NB+1) <= PROD1_SG(4)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
246         PROD1_SHIFT_SG(4) (SHAMT-NB downto 0) <= (others => '0');
-- bits 3...0 connected with 0
247         PROD1_SHIFT_SG(5) (NB downto SHAMT-NB+1) <= PROD1_SG(5)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
248         PROD1_SHIFT_SG(5) (SHAMT-NB downto 0) <= (others => '0');
-- bits 3...0 connected with 0
249         PROD1_SHIFT_SG(6) (NB downto SHAMT-NB+1) <= PROD1_SG(6)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
250         PROD1_SHIFT_SG(6) (SHAMT-NB downto 0) <= (others => '0');
-- bits 3...0 connected with 0
251         PROD1_SHIFT_SG(7) (NB downto SHAMT-NB+1) <= PROD1_SG(7)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
252         PROD1_SHIFT_SG(7) (SHAMT-NB downto 0) <= (others => '0');
-- bits 3...0 connected with 0
253         PROD1_SHIFT_SG(8) (NB downto SHAMT-NB+1) <= PROD1_SG(8)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
254         PROD1_SHIFT_SG(8) (SHAMT-NB downto 0) <= (others => '0');
-- bits 3...0 connected with 0
255
256
257         -- Shift Products for Data Stream 2
258         -- process(PROD2_SG)
259         PROD2_SHIFT_SG(0) (NB downto SHAMT-NB+1) <= PROD2_SG(0)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
260         PROD2_SHIFT_SG(0) (SHAMT-NB downto 0) <= (others => '0');
-- bits 3...0 connected with 0
261         PROD2_SHIFT_SG(1) (NB downto SHAMT-NB+1) <= PROD2_SG(1)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
262         PROD2_SHIFT_SG(1) (SHAMT-NB downto 0) <= (others => '0');

```



```

-- bits 3...0 connected with 0
263     PROD2_SHIFT_SG(2) (NB downto SHAMT-NB+1) <= PROD2_SG(2)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
264     PROD2_SHIFT_SG(2) (SHAMT-NB downto 0) <= (others => '0');
-- bits 3...0 connected with 0
265     PROD2_SHIFT_SG(3) (NB downto SHAMT-NB+1) <= PROD2_SG(3)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
266     PROD2_SHIFT_SG(3) (SHAMT-NB downto 0) <= (others => '0');
-- bits 3...0 connected with 0
267     PROD2_SHIFT_SG(4) (NB downto SHAMT-NB+1) <= PROD2_SG(4)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
268     PROD2_SHIFT_SG(4) (SHAMT-NB downto 0) <= (others => '0');
-- bits 3...0 connected with 0
269     PROD2_SHIFT_SG(5) (NB downto SHAMT-NB+1) <= PROD2_SG(5)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
270     PROD2_SHIFT_SG(5) (SHAMT-NB downto 0) <= (others => '0');
-- bits 3...0 connected with 0
271     PROD2_SHIFT_SG(6) (NB downto SHAMT-NB+1) <= PROD2_SG(6)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
272     PROD2_SHIFT_SG(6) (SHAMT-NB downto 0) <= (others => '0');
-- bits 3...0 connected with 0
273     PROD2_SHIFT_SG(7) (NB downto SHAMT-NB+1) <= PROD2_SG(7)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
274     PROD2_SHIFT_SG(7) (SHAMT-NB downto 0) <= (others => '0');
-- bits 3...0 connected with 0
275     PROD2_SHIFT_SG(8) (NB downto SHAMT-NB+1) <= PROD2_SG(8)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
276     PROD2_SHIFT_SG(8) (SHAMT-NB downto 0) <= (others => '0');
-- bits 3...0 connected with 0
277
278     -- Shift Products for Data Stream 3
279     --process(PROD3_SG)
280     PROD3_SHIFT_SG(0) (NB downto SHAMT-NB+1) <= PROD3_SG(0)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
281     PROD3_SHIFT_SG(0) (SHAMT-NB downto 0) <= (others => '0');
-- bits 3...0 connected with 0
282     PROD3_SHIFT_SG(1) (NB downto SHAMT-NB+1) <= PROD3_SG(1)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
283     PROD3_SHIFT_SG(1) (SHAMT-NB downto 0) <= (others => '0');
-- bits 3...0 connected with 0
284     PROD3_SHIFT_SG(2) (NB downto SHAMT-NB+1) <= PROD3_SG(2)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
285     PROD3_SHIFT_SG(2) (SHAMT-NB downto 0) <= (others => '0');
-- bits 3...0 connected with 0
286     PROD3_SHIFT_SG(3) (NB downto SHAMT-NB+1) <= PROD3_SG(3)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
287     PROD3_SHIFT_SG(3) (SHAMT-NB downto 0) <= (others => '0');
-- bits 3...0 connected with 0
288     PROD3_SHIFT_SG(4) (NB downto SHAMT-NB+1) <= PROD3_SG(4)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
289     PROD3_SHIFT_SG(4) (SHAMT-NB downto 0) <= (others => '0');
-- bits 3...0 connected with 0
290     PROD3_SHIFT_SG(5) (NB downto SHAMT-NB+1) <= PROD3_SG(5)
(2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16

```

```

291         PROD3_SHIFT_SG(5) (SHAMT-NB downto 0) <= (others => '0');
292         -- bits 3...0 connected with 0
293         PROD3_SHIFT_SG(6) (NB downto SHAMT-NB+1) <= PROD3_SG(6)
294         (2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
295         PROD3_SHIFT_SG(6) (SHAMT-NB downto 0) <= (others => '0');
296         -- bits 3...0 connected with 0
297         PROD3_SHIFT_SG(7) (NB downto SHAMT-NB+1) <= PROD3_SG(7)
298         (2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
299         PROD3_SHIFT_SG(7) (SHAMT-NB downto 0) <= (others => '0');
300         -- bits 3...0 connected with 0
301         PROD3_SHIFT_SG(8) (NB downto SHAMT-NB+1) <= PROD3_SG(8)
302         (2*Nb-1 downto SHAMT); -- bits 13...4 connected with 25..16
303         PROD3_SHIFT_SG(8) (SHAMT-NB downto 0) <= (others => '0');
304         -- bits 3...0 connected with 0
305
306         -- registers at the output of multipliers
307
308         multipliers_out_regs1: for i in 0 to 8 generate
309             reg_i: nb_register
310                 generic map (NB => Nb+1)
311                 port map (
312                     CLK => CLK,
313                     RST_n => RST_n_SG,
314                     EN => EN_PIPELINE_REG,
315                     D => PROD1_SHIFT_SG(i),
316                     Q => PIPELINE_PROD1(i)
317                 );
318         end generate multipliers_out_regs1;
319
320         -- registers at the output of multipliers
321
322         multipliers_out_regs2: for i in 0 to 8 generate
323             reg_i: nb_register
324                 generic map (NB => Nb+1)
325                 port map (
326                     CLK => CLK,
327                     RST_n => RST_n_SG,
328                     EN => EN_PIPELINE_REG,
329                     D => PROD2_SHIFT_SG(i),
330                     Q => PIPELINE_PROD2(i)
331                 );
332         end generate multipliers_out_regs2;
333
334         -- registers at the output of multipliers
335
336         multipliers_out_regs3: for i in 0 to 8 generate
337             reg_i: nb_register
338                 generic map (NB => Nb+1)
339                 port map (
340                     CLK => CLK,
341                     RST_n => RST_n_SG,
342                     EN => EN_PIPELINE_REG,

```

```

338         D => PROD3_SHIFT_SG(i),
339         Q => PIPELINE_PROD3(i)
340     );
341     end generate multipliers_out_regs3;
342
343
344     -- Accumulation for Data Stream 1
345     SUM1_SG(0) <= PIPELINE_PROD1(0) + PIPELINE_PROD1(1);
346     SUM1_SG(1) <= SUM1_SG(0) + PIPELINE_PROD1(2);
347     SUM1_SG(2) <= SUM1_SG(1) + PIPELINE_PROD1(3);
348     SUM1_SG(3) <= SUM1_SG(2) + PIPELINE_PROD1(4);
349     SUM1_SG(4) <= SUM1_SG(3) + PIPELINE_PROD1(5);
350     SUM1_SG(5) <= SUM1_SG(4) + PIPELINE_PROD1(6);
351     SUM1_SG(6) <= SUM1_SG(5) + PIPELINE_PROD1(7);
352     SUM1_SG(7) <= SUM1_SG(6) + PIPELINE_PROD1(8);
353
354     -- Accumulation for Data Stream 2
355     SUM2_SG(0) <= PIPELINE_PROD2(0) + PIPELINE_PROD2(1);
356     SUM2_SG(1) <= SUM2_SG(0) + PIPELINE_PROD2(2);
357     SUM2_SG(2) <= SUM2_SG(1) + PIPELINE_PROD2(3);
358     SUM2_SG(3) <= SUM2_SG(2) + PIPELINE_PROD2(4);
359     SUM2_SG(4) <= SUM2_SG(3) + PIPELINE_PROD2(5);
360     SUM2_SG(5) <= SUM2_SG(4) + PIPELINE_PROD2(6);
361     SUM2_SG(6) <= SUM2_SG(5) + PIPELINE_PROD2(7);
362     SUM2_SG(7) <= SUM2_SG(6) + PIPELINE_PROD2(8);
363
364     -- Accumulation for Data Stream 3
365     SUM3_SG(0) <= PIPELINE_PROD3(0) + PIPELINE_PROD3(1);
366     SUM3_SG(1) <= SUM3_SG(0) + PIPELINE_PROD3(2);
367     SUM3_SG(2) <= SUM3_SG(1) + PIPELINE_PROD3(3);
368     SUM3_SG(3) <= SUM3_SG(2) + PIPELINE_PROD3(4);
369     SUM3_SG(4) <= SUM3_SG(3) + PIPELINE_PROD3(5);
370     SUM3_SG(5) <= SUM3_SG(4) + PIPELINE_PROD3(6);
371     SUM3_SG(6) <= SUM3_SG(5) + PIPELINE_PROD3(7);
372     SUM3_SG(7) <= SUM3_SG(6) + PIPELINE_PROD3(8);
373
374     --Hold VOUT Logic
375     VOUT_hold_PROC: process(CLK)
376     begin
377         if rising_edge(CLK) then
378             VOUT <= VOUT_HOLD;
379         end if;
380     end process;
381
382
383
384     -- FSM State Transition Process
385     transition_PROC: process(CLK, RST_n)
386     begin
387         if (RST_n = '0') then
388             CURRENT_STATE <= RESET; -- Asynchronous reset (active low), state =
389                                     RESET
389         elsif rising_edge(CLK) then
390             CURRENT_STATE <= NEXT_STATE; -- When RST inactive, next state is

```

```

    assigned on each rising edge of CLK
391 end if;
392 end process;
393
394 -- FSM Next State Logic
395 next_state_PROC: process(CURRENT_STATE, VIN)
396 begin
397     case CURRENT_STATE is
398     when RESET =>
399         if RST_n = '1' then
400             NEXT_STATE <= IDLE;  -- Transition to IDLE after reset
401         else
402             NEXT_STATE <= RESET;  -- Stay in RESET until RST_n is high
403         end if;
404
405     when IDLE =>
406         if VIN = '1' then
407             NEXT_STATE <= PROCESSING;  -- Transition to PROCESSING when valid
408             input is detected
409         else
410             NEXT_STATE <= IDLE;  -- Stay in IDLE if VIN is not valid
411         end if;
412
413     when PROCESSING =>
414         if VIN = '1' then
415             NEXT_STATE <= PROCESSING;  -- Continue processing if VIN is valid
416         else
417             NEXT_STATE <= IDLE;  -- If VIN is no longer valid, return to IDLE
418         end if;
419     end case;
420 end process;
421
422 -- FSM Output Logic (Control Signals)
423 output_PROC: process(CURRENT_STATE)
424 begin
425     -- Default values for all output signals
426
427     EN_IN_REG_SG <= '0';
428     EN_SHIFT_SG <= '0';
429     EN_PIPELINE_REG <= '0';
430     EN_OUT_REG_SG <= '0';
431     RST_n_SG <= '1';
432
433     case CURRENT_STATE is
434     when RESET =>
435         RST_n_SG <= '0';  -- Assert reset signal during RESET state
436         VOUT_HOLD <= '0';  -- Hold VOUT low during RESET state
437
438
439     when IDLE =>
440         EN_IN_REG_SG <= '1';  -- Enable input registers for data capture
441         EN_SHIFT_SG <= '0';  -- Disable shift register in IDLE
442         EN_PIPELINE_REG <= '0';  -- Disable pipeline registers

```

```
443     EN_OUT_REG_SG <= '0';  -- Disable output register
444     VOUT_HOLD <= '0';      -- Set VOUT to low in IDLE state
445
446
447     when PROCESSING =>
448         EN_IN_REG_SG <= '1';  -- Enable input registers for 3 data
streams
449         EN_SHIFT_SG <= '1';   -- Enable shift register to process
3 streams in parallel
450         EN_PIPELINE_REG <= '1'; -- Enable pipeline registers to store
shifted data
451         EN_OUT_REG_SG <= '1';  -- Enable output register to store
results from all 3 streams
452         VOUT_HOLD <= '1';      -- Assert VOUT to indicate the
data is ready for output
453
454
455
456     end case;
457 end process;
458
459 end arch_fir_filter_advanced;
```