DIGITAL LOGIC & DESIGN (EE-1005) ASSIGNMENT #4

ID: 23:-2623 NAME: Muneeb Lone

Read the Instructions Carefully NO Marks will be given if you failed to follow instructions

Your assigned number is given to you in excel sheet provided with the assignment FOR

Your assigned EXAMPLE: Assigned Number	if your assigned numbe	r is 9846	Assign Digit 2	Assign Digit 3
EXAMPLE: Assigned Number	Assign Digit 0		Assign Digit 2	A3
Short for Assigned Digit	The state of the s	A1	5	0
Write Assigned Number	7	8		
Digit By Digit				


FOR EXAMPLE: Name is HAMZA DAUD

lame is HAMZ	ZERO CHARACTER OF YOUR	FIRST CHARACTER OF YOUR NAME	SECOND CHARACTER OF YOUR NAME	THIRD CHARACTER OF YOUR NAME	FOURTH CHARACTER OF YOUR NAME
Short for	NAME	F1	F2	F3	F4
CHARACTER YOUR NAME CHARACTER BY	М	U	N	E	е
CHARACTER	ZERO CHARACTER OF YOURS SECOND	FIRST CHARACTER OF YOUR SECOND NAME	SECOND CHARACTER OF YOUR SECOND NAME	THIRD CHARACTER OF YOUR SECOND NAME	FOURTH CHARACTER OF YOUR SECOND NAME
Short for	SO SO	S1	S2	S3	S4
YOUR NAME CHARACTER BY CHARACTER	L	6	n	83	


 Process the POSITVE CLOCK EDGE JK FLIP FLOP circuit given below for all possible cases and fill the table accordingly?

CIRCUIT:







CASE I J=0,K=0,Q=0




J=0,K=1,Q=0




CLK=1




CASE-II _{J=0,K=0,Q=1}




J=0,K=1,Q=1




J=1,K=0,Q=0



J=1,K=1,Q=0



J=1,K=0,Q=1



J=1,K=1,Q=1




TABLE:

CLK		K	Qt+1	$ar{ar{Q}}_{t+1}$
0	X	X	Qt	O.
1	X	X	Qt	Q.
↑	0	0	Qt	Qt
1	0	1 ·	0	1
↑	1	. 0	1	0
*	1	1	O ₄	Qt

Modify given circuit to introduce Asynchronous CLEAR and SET inputs fill table? HINT: For reference kindly read Section 7-2 of DIGITAL FUNDAMENTAL by Thomas Floyd, 10th Edition

CIRCUIT:




TABLE:


SET	CLEAR	Qt+1	Q_{t+1}
0.	0	invalid	invalid
0	1	0	1
1	0	t	0
1	1	Depends	on JK Inpuls

- 3. For the given state table perform all of the following. NOTE: Rename states in the table given below as a = F0, b = S0, c = F1, d = S1, e = F2, f = S2, g = F3, h = S3 and then perform following operations
 - ✔ Draw the corresponding state diagram


TABLE:

	Next	State	Output		
Present State	x = 0	×= 1	$\dot{x} = 0$.X≡1	
ā →M	f	Ъ	0	Oit	
$b \rightarrow L$	đ	(c	Ø	O	
e >U	\boldsymbol{f}	e	D	O li	
$d \rightarrow 0$	g	a	1	Ö	
e →N	d	C	O #	0 ,1	
f ightarrow n	Ĵ	b		I	
g→E	g	H	9)ÿ	1	
g →E h → 3	g	a	Ĩ	Ö	


STATE TRANSITION DIAGRAM:




4. Design circuit for given state diagram using T Flip-Flop?



	Zurhen]	TABLE	SIMPL	IFICATIO	ON & E	XPRES	SIONS	A &	,	Inpu	b	
	A.	Bo	Co	D.	A	B	c	D	J.	IB	I	I,
0	0	0	0	0	0	1	0	1	0	1	Ø	1
1	0	0	0	112	×	×	×	×	X	×	×	X
2	0	0		0	K	×	×	×	×	乂	×	X
3	0	0	1	la la	×	×	> =	×	X	×	X	又
4	0	1	0	0	×	×	×	X	X	X	X	X
S	0	1	0	1	1	١	1	1	1	0	THE	0
6	0	1	- 1	0	1	١	0	0	10	O	1	0
7	0	1	1		K	x	x	×	X	×	×	X
8	1	0	0	0	<	~	×	×	X	~	×	X
9		0	0		d	×	×	X	X	>-	X	K
10		0	1	0	K	×	1	X	×	×	×	×
11	1	U			X	×	メ	+	X	×	L	×
2	1	l	0	0	0	0	0	0		1.13	0	0
13			0	١	K	×	1	X	X	×	×	X
4				0	K	X	X	×	<	×	×	×
5		1	1	1	0	1	1	0	1	0	0	1





D>T-JK

raw a three bit UP-DOWN Counter. For each bit you will have to use a different flip flop (JK, T, D). Follow the steps roperly.

- State Diagram
- •Next State Table
- •State Reduction And Assignment
- •Flip Flop Transition Table (FLIP FLOP Selection)
- Simplification
- •Input/output Equations
- •Implementations of Equation(Logic Diagram)

To decide which flip flop to use for your counter is based on your assigned number. Assume that JK<T<D. This means JK is the smallest, T flip flop is middle one and D flip flop is biggest one. Now based on the first 3 digits of your assigned number you will decide the pattern. For example, the id assigned number is 9486, then pick the first three digits like 948. Since the first digit is the biggest so D flip flop should be used first. 4 is the smallest, so JK should be used in the middle and T flip flop should be used in the end.

Excitation Tables

Of Opens T K

O O O X

I O X

I O X

I X O

-	Truth	Table	S
	J	K	Qt+1
•	0	0	Qt
	0	1	0
	1	0	1_
	1	1	Qt

Qt	Q _{t+1}	D
0	0	0
0	1	1
1	0	0
	\	1

T	Of+1
0	Qt
1	Qt

/

A sequential circuit shown in the given figure has three D flip-flops Do, D₁ and D₂, two inputs X and Y, and outputs Z₁ and Z₂.

- ✔ Derive the STATE EQUATIONS
- Tabulate the STATE TABLE.
- Draw the STATE DIAGRAM of the circuit

