### **RISC Assembler Documentation**

#### (risc\_assembler.py)

### **Overview**

This document explains how to use the Python-based two-pass assembler (risc\_assembler.py) designed for a 32-bit custom RISC ISA compatible with a Logisim-based CPU.

**Usage** 

### **Interactive Mode**

python risc\_assembler.py

• Submit a blank line to finish and see the generated hex.

• Enter assembly instructions line-by-line.

**Batch Mode** 

• input.asm: Your assembly source file

python risc\_assembler.py input.asm -o output.hex --sym symbols.txt

- --sym symbols.txt: Optional file to save label-symbol mappings

-o output.hex: Output file for the machine code (hex)

**Instruction Formats** 

### R-Type (Opcode = 0)

#### MNEMONIC Rd, Rs1, Rs2

Example:

ADD R1, R2, R3

MNEMONIC Rd, Rs1, immediate

I-Type (Opcodes 1-16)

ADDI R1, R2, 10 SET R3, 0x1234

Examples:

**Memory Instructions** 

LW (Load Word)

#### LW Rd, Rs1, imm ; Standard format LW Rd, imm(Rs1) ; MIPS-style format

imm: Offset

• Rs1: Base address register

SW (Store Word)

Rd: Register to load into

SW Rs1, Rs2, imm ; Standard format

• Rs1: Base address register

SW Rs2, imm(Rs1) ; MIPS-style format

• Rs2: Register to store from

BEQ R1, R2, label

imm: Offset

Automatically calculates PC-relative offset from label

**Branch Instructions (SB-Type)** 

**Supported Instructions** 

## R-Type (Opcode 0)

• Shifts: SLL, SRL, SRA, ROR

## I-Type (Opcodes 1-16)

• Shifts with immediate: SLLI, SRLI, SRAI, RORI • Constants: SET, SSET

• Immediate operations: ADDI, ORI, ANDI, NORI, XORI, SEQI, SLTI, SLTIU

• Arithmetic/Logic: ADD, SUB, MUL, XOR, OR, AND, NOR, SEQ, SLT, SLTU

- SB-Type (Opcodes 17–23)
  - Branches: BEQ, BNE, BLT, BGE, BLTU, BGEU

• Store: SW

• Load/jump: LW, JALR

**Output Format** 

v2.0 raw

<hex values>

# **Labels**

loop: ADD R1, R1, R2 BNE R1, R3, loop

• Labels must end with a colon and appear on their own line.

• Compatible with Logisim's memory file format

**Syntax Notes** 

## • Comments start with ; or #

- Immediate values can be decimal or hexadecimal (e.g. 0x10) • Registers must be named R0 - R31
- R0 is hardwired to zero (constant zero)
- **Example Program**

```
SET R1, 10
SET R2, 20
ADD R3, R1, R2
SET R4, 100
SW R4, R3, 0
LW R5, R4, 0
BEQ R3, R5, equal
SET R6, 99
equal:
SET R6, 42
BEQ R0, R0, -1
```