
Project 2

⇒ Verification plan


1	Lable	Design requirement discription	Stimulus generation	Functional coverage	Functionality check
2	FIFO_1	When reset is asserted all enternal pointers and output shall return to default	Directed at the start of the simulation		Immediate assertion to check the async reset functionality
3	FIFO_2	When wr_en is asserted data_in shall be writen to the fifo if not full	Randomized during the simulation	Cover all values of wr_en with full flag	A checker compaires between the output and the reference model
4	FIFO_3	When rd_en is asserted the first data in the fifo shall be writen to the data_out if not empty	Randomized during the simulation	Cover all values of rd_en with empty flag	A checker compaires between the output and the reference model
5	FIFO_4	When wr_en is asserted and the fifo is not full wr_ack shall be high for one clock cycle	Randomized during the simulation	Cover all values of wr_en with wr_ack flag	Concurrent assertion to check the functionality of wr_ack
6	FIFO_5	When wr_en is asserted and the fifo is full the overflow shall be high for one clock cycle	Randomized during the simulation	Cover all values of wr_en with over flow flag	Concurrent assertion to check the functionality of over flow
7	FIFO_6	When rd_en is asserted and the fifo is empty the underflow shall be high for one clock cycle	Randomized during the simulation	Cover all values of wr_en with underflow flag	Concurrent assertion to check the functionality of underflow
8	FIFO_7	When wr_en and rd_en are asserted at the same time if fifo is empty the underflow and wr_ack shall be high for one clock cycle	Randomized during the simulation	Cover all values of wr_en with rd_en and underflow and wr_ack	A checker compaires between the output and the reference model
9	FIFO_8	When the internal counter reches FIFO_DEPTH the full flag shall beasserte	Randomized during the simulation	Cover all values of wr_en with rd_en and full flag	Concurrent assertion to check the functionality of full
10	FIFO_9	When the internal counter reches FIFO_DEPTH-2 the almostfull flag shall beasserte	Randomized during the simulation	Cover all values of wr_en with rd_en and almostfull flag	Concurrent assertion to check the functionality of almostfull
11	FIFO_10	When the internal counter reches ZERO the emptyl flag shall beasserte	Randomized during the simulation	Cover all values of wr_en with rd_en and empty	Concurrent assertion to check the functionality of empty
12	FIFO_11	When the internal counter reches 1 the almostemptyl flag shall beasserte	Randomized during the simulation	Cover all values of wr_en with rd_en and almostempty flag	Concurrent assertion to check the functionality of almostempty
13					

⇒ Bugs detected


 $\circ \quad \hbox{1--when resetting data_out register doesn't reset}.$



- 2- wr_ack is not affected by the reset.
- 2.1- and doesn't go low if it was high and the full flag is asserted before wr_en become low in the next rising edge of the clock.




o 3- underflow is not sequential.




- 4- overflow shall be low if write operation is accepted.
- o 5- if write or read operation is rejected the internal counter is not handled.
- 6- almost full when counter is FIFO_DEPTH-1 not -2
- ⇒ Fixed bugs
 - o Bug 1



o Bug 2



o Bug 3



Bug 4

```
always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
    if (!fifo_if.rst_n) begin
        wr_ptr <= 0;
        fifo_if.wr_ack <= 0;</pre>
         fifo_if.overflow <= 0;
    end
    else if (fifo_if.wr_en && count < FIFO_DEPTH) begin</pre>
        mem[wr_ptr] <= fifo_if.data_in;</pre>
        fifo_if.wr_ack <= 1;
        wr_ptr <= wr_ptr + 1;
         fifo_if.overflow <= 0;</pre>
    else if(fifo_if.full & fifo_if.wr_en) begin
         fifo_if.wr_ack <= 0;
         fifo_if.overflow <= 1;</pre>
    end
    else begin
         fifo_if.overflow <= 0;
    end
end
```

```
always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
        if (!fifo_if.rst_n) begin
            count <= 0;</pre>
        end
        else begin
            if (({fifo_if.wr_en, fifo_if.rd_en} == 2'b10) && !fifo_if.full)
                 count <= count + 1;</pre>
            else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b01) && !fifo_if.empty)
                 count <= count - 1;</pre>
            else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11) && fifo_if.full)
                count <= count - 1;</pre>
            else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11) && fifo_if.empty)
                 count <= count + 1;</pre>
        end
    end
```

o Bug 6

```
75
76 assign fifo_if.full = (count == FIFO_DEPTH)? 1 : 0;
77 assign fifo_if.empty = (count == 0)? 1 : 0;
78
79 assign fifo_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
80 assign fifo_if.almostempty = (count == 1)? 1 : 0;
81
```


```
import shared_pkg::*;
    import FIFO_transaction_pkg::*;
    module fifo_tb (FIFO_if.TEST fifo_if);
        FIFO_transaction fifo_txn = new;
        initial begin
            fifo_if.rst_n = 0;
            fifo_if.data_in = 0;
11
            fifo_if.wr_en = 0;
            fifo_if.rd_en = 0;
12
13
                fifo_if.rst_n = 1;
            @(negedge fifo_if.clk)
15
                fifo if.rst n = 0;
17
            @(negedge fifo_if.clk)
                fifo_if.rst_n = 1;
18
19
            repeat(10000)begin
                assert(fifo_txn.randomize());
21
22
                fifo_if.rst_n = fifo_txn.rst_n
23
                fifo_if.data_in = fifo_txn.data_in ;
24
                fifo_if.wr_en = fifo_txn.wr_en
25
                fifo_if.rd_en = fifo_txn.rd_en
                @(negedge fifo_if.clk);
27
                -> trigger;
                #1;
29
            end
            test finished = 1;
            -> trigger;
31
32
        end
    endmodule
```

```
import FIFO_coverage_pkg::*;
4 import FIFO_transaction_pkg::*;
  import FIFO_sb_pkg::*;
  module monitor ( FIFO_if.MONITOR fifo_if );
       FIFO_coverage fifo_cvg = new;
       FIFO_sb fifo_sb = new;
      FIFO_transaction fifo_txn = new;
          forever begin
              @(trigger);
              fifo_txn.rst_n = fifo_if.rst_n
fifo_txn.wr_en = fifo_if.wr_en
fifo_txn.rd_en = fifo_if.rd_en
             fifo_txn.rst_n
           fifo_txn.almostempty= fifo_if.almostempty;
                 fifo_cvg.sample_data(fifo_txn);
                   fifo_sb.check_data(fifo_txn);
              if(test_finished)begin
                  $display("test done... \n Number of correct tests:
   \nNumber of fai$stopests:
   ", corret_count, error_count);
```


```
function void refrence model(FIFO transaction fifo txn);
       if(~fifo_txn.rst_n) begin
           data_out_ref = 0;
           wr_ack_ref
                          = 0;
           overflow_ref
                         = 0;
           full_ref
           empty_ref
           almostfull_ref = 0;
           almostempty_ref = 0;
           underflow_ref = 0;
           counter
                         = 0;
                          = 0;
           w_ptr
           r_ptr
                          = 0;
      end
       else begin
           if(fifo_txn.rd_en && !empty_ref)begin
               data_out_ref = mem_ref[r_ptr];
               r_ptr++;
               underflow_ref = 0;
               if(!fifo_txn.wr_en)
                   counter--;
               else if(fifo_txn.wr_en && full_ref)
                   counter--;
           end
           else if(fifo_txn.rd_en && empty_ref)
               underflow_ref = 1;
               underflow_ref = 0;
           if(fifo_txn.wr_en && !full_ref)begin
               mem_ref[w_ptr] = fifo_txn.data_in;
               w_ptr++
               wr_ack_ref = 1;
               overflow_ref = 0;
               if(!fifo_txn.rd_en)
                   counter++ ;
               else if(fifo_txn.rd_en && empty_ref)
                   counter++;
           end
           else if(fifo_txn.wr_en && full_ref)begin
               wr_ack_ref = 0;
               overflow_ref = 1;
           end
           else begin
               overflow_ref = 0;
               wr_ack_ref = 0;
           end
           full_ref = (counter == FIFO_DEPTH)? 1 : 0;
           empty_ref = (counter == 0)? 1 : 0;
           almostfull_ref = (counter == FIFO_DEPTH-2)? 1 : 0 ;
           almostempty_ref = (counter == 1)? 1 : 0 ;
   endfunction //automatic
```

```
covergroup cvr_gp;
             wr_en_c : coverpoint cov_seq_item.wr_en;
             rd_en_c : coverpoint cov_seq_item.rd_en;
             wr_ack_c: coverpoint cov_seq_item.wr_ack;
             ovf_c : coverpoint cov_seq_item.overflow;
             unf_c : coverpoint cov_seq_item.underflow;
             full_c : coverpoint cov_seq_item.full;
             empty_c : coverpoint cov_seq_item.empty;
             cross_1: cross wr_en_c, rd_en_c, wr_ack_c iff(cov_seq_item.rst_n){
                 illegal_bins wr_rd_ack =
                                             binsof(wr_en_c ) intersect {0} &&
                                             binsof(rd_en_c ) intersect {1} &&
                                             binsof(wr_ack_c) intersect {1} ;
                 illegal_bins nwr_nrd_ack =
                                             binsof(wr_en_c ) intersect {0} &&
                                             binsof(rd_en_c ) intersect {0} &&
                                             binsof(wr_ack_c) intersect {1};
             cross_2: cross wr_en_c, rd_en_c, ovf_c iff(cov_seq_item.rst_n){
                 illegal_bins wr_rd_ovf =
                                             binsof(wr_en_c) intersect {0} &&
                                             binsof(rd_en_c) intersect {1} &&
                                             binsof(ovf_c)intersect {1} ;
                                             binsof(wr_en_c) intersect {0} &&
                 illegal_bins nwr_nrd_ovf =
                                             binsof(rd_en_c) intersect {0} &&
                                             binsof(ovf_c) intersect {1};
             cross_3: cross wr_en_c, rd_en_c, unf_c iff(cov_seq_item.rst_n){
                                             binsof(wr_en_c) intersect {1} &&
                 illegal_bins wr_rd_unf =
                                             binsof(rd_en_c) intersect {0} &&
                                             binsof(unf_c)intersect {1}
                                             binsof(wr_en_c) intersect {0} &&
                 illegal_bins nwr_nrd_unf =
                                             binsof(rd_en_c) intersect {0} &&
                                             binsof(unf_c) intersect {1};
             cross_4: cross wr_en_c, rd_en_c, full_c iff(cov_seq_item.rst_n){
                 illegal_bins nwr_nrd_full = binsof(wr_en_c) intersect {0} &&
                                             binsof(rd_en_c) intersect {1} &&
                                             binsof(full_c) intersect {1};
                 illegal_bins wr_nrd_full = binsof(wr_en_c) intersect {1} &&
                                             binsof(rd_en_c) intersect {1} &&
                                             binsof(full_c) intersect {1};
             cross_5: cross wr_en_c, rd_en_c, empty_c
                                                          iff(cov_seq_item.rst_n){
                 illegal_bins nwr_nrd_empty = binsof(wr_en_c) intersect {1} &&
                                             binsof(rd_en_c) intersect {0} &&
                                             binsof(empty_c) intersect {1};
                 illegal bins wr nrd empty = binsof(wr en c) intersect {1} &&
                                             binsof(rd en c) intersect {1} &&
                                             binsof(empty_c) intersect {1};
             cross_6: cross wr_en_c, rd_en_c, cov_seq_item.almostfull iff(cov_seq_item.rst_n);
             cross_7: cross wr_en_c, rd_en_c, cov_seq_item.almostempty iff(cov_seq_item.rst_n) ;
         endgroup
```

⇒ Functional coverage



⇒ Assertions



□ UVM report

```
UVM_INFO FIFO_test.sv(52) § 3: uvm_test_top [rum phase] Finishing reset sequence
UVM_INFO FIFO_test.sv(54) § 3: uvm_test_top [rum phase] Starting write only sequence
UVM_INFO FIFO_test.sv(56) § 19: uvm_test_top [rum phase] Finishing write only sequence
UVM_INFO FIFO_test.sv(56) § 19: uvm_test_top [rum phase] Starting write only sequence
UVM_INFO FIFO_test.sv(60) § 35: uvm_test_top [rum phase] Finishing red only sequence
UVM_INFO FIFO_test.sv(60) § 35: uvm_test_top [rum phase] Finishing write read sequence
UVM_INFO FIFO_test.sv(64) § 20035: uvm_test_top [rum phase] Starting write read sequence
UVM_INFO FIFO_test.sv(64) § 20035: uvm_test_top [rum phase] Starting write read sequence
UVM_INFO FIFO_test.sv(64) § 20005: uvm_test_top [rum phase] Starting vrite after overflow sequence
UVM_INFO FIFO_test.sv(64) § 20005: uvm_test_top [rum phase] Starting rada after empty sequence
UVM_INFO FIFO_test.sv(64) § 20005: uvm_test_top [rum phase] Starting rada after empty sequence
UVM_INFO FIFO_test.sv(64) § 20005: uvm_test_top [rum phase] Starting rada after empty sequence
UVM_INFO FIFO_test.sv(72) § 20095: uvm_test_top [rum phase] Finishing write after overflow sequence
UVM_INFO FIFO_test.sv(64) § 20095: uvm_test_top.env.sb [report phase] Total successful transactions: 10050
UVM_INFO FIFO_test.sv(64) § 20095: uvm_test_top.env.sb [report phase] Total successful transactions: 10050
UVM_INFO FIFO_test.sv(65) § 20095: uvm_test_top.env.sb [report phase] Total failed transactions: 10050
UVM_INFO FIFO_test.sv(65) § 20095: uvm_test_top.env.sb [report phase] Total failed transactions: 10050
UVM_INFO FIFO_test.sv(65) § 20095: uvm_test_top.env.sb [report phase] Total failed transactions: 10050
UVM_INFO FIFO_test.sv(65) § 20095: uvm_test_top.env.sb [report phase] Total failed transactions: 10050
UVM_INFO FIFO_test.sv(65) § 20095: uvm_test_top.env.sb [report phase] Total failed transactions: 10050
UVM_INFO FIFO_test.sv(65) § 20095: uvm_test_top.env.sb [report phase] Total failed transactions: 10050
UVM_INFO FIFO_test.sv(65) § 20095: uvm_te
```

⇒ Features && Check

Feature	Assertion		
When FIFO is full the wr_ack shall never rise	<pre>@(posedge fifo_if.clk) disable iff(!fifo_if.rst_n) (fifo_if.full) => !fifo_if.wr_ack ;</pre>		
When FIFO is almost full and only read operation occures full flag shall rise	@(posedge fifo_if.clk) disable iff(!fifo_if.rst_n) (!fifo_if.rd_en && fifo_if.wr_en && fifo_if.almostfull) => fifo_if.full ;		
When FIFO is almost empty and only write operation occures empty flag shall rise	@(posedge fifo_if.clk) disable iff(!fifo_if.rst_n) (fifo_if.rd_en && !fifo_if.wr_en && fifo_if.almostempty) => fifo_if.empty ;		
When FIFO is full and both wr_rn and rd_en are high, write operation is rejected(full > 0)	@(posedge fifo_if.clk) disable iff(!fifo_if.rst_n) (fifo_if.rd_en && fifo_if.full) => !fifo_if.full ;		
When FIFO is empty and both wr_rn and rd_en are high, read operation is rejected(empty -> 0)	$ @ (\textbf{posedge fifo_if.clk}) \ \textbf{\textit{disable iff}} (\texttt{lfifo_if.rst_n}) \ (\texttt{fifo_if.empty \&\& fifo_if.wr_en}) \ \Rightarrow \ \texttt{lfifo_if.empty} \ ; \\$		
When FIFO is not full and wr_en rise the wr_ack shall rise	@(posedge fifo_if.clk) disable iff(!fifo_if.rst_n) (fifo_if.wr_en && !fifo_if.full) => fifo_if.wr_ack ;		
When FIFO is full and wr_en rise the over_flow shall rise	@(posedge fifo_if.clk) disable iff(!fifo_if.rst_n) (fifo_if.wr_en && fifo_if.full) => fifo_if.overflow;		
When FIFO is empty and rd_en rise the underflow shall rise	@(posedge fifo_if.clk) disable iff(lfifo_if.rst_n) (fifo_if.rd_en && fifo_if.empty) -> fifo_if.underflow;		
If the internal counter == 0 , FIFO is empty	<pre>@(posedge fifo_if.clk) disable iff(!fifo_if.rst_n) (DUT.count==0) -> fifo_if.empty ;</pre>		
If the internal counter == FIFO_DEPTH , FIFO is full	$ @ (posedge \ fifo_if.clk) \ disable \ iff(fifo_if.rst_n) \ (DUT.count==FIFO_DEPTH) \ -> \ fifo_if.full \ ; $		
If the internal counter == 1 , FIFO is almostempty	<pre>@(posedge fifo_if.clk) disable iff(!fifo_if.rst_n) (DUT.count==FIFO_DEPTH-1) -> fifo_if.almostfull ;</pre>		
If the internal counter == FIFO_DEPTH -1, FIFO is almostfull	<pre>@(posedge fifo_if.clk) disable iff(lfifo_if.rst_n) (DUT.count==1) -> fifo_if.almostempty ;</pre>		
When wr_ptr == FIFO_DEPTH-1 and a write operation is accepted counter should wrap to 0	@(posedge fifo_if.clk) disable iff(!fifo_if.rst_n) (DUT.wr_ptr == FIFO_DEPTH-1 && fifo_if.wr_en && !fifo_if.full) => DUT.wr_ptr==0 ;		
When rd_ptr == FIFO_DEPTH-1 and a read operation is accepted counter should wrap to 0	@(posedge fifo_if.clk) disable iff(!fifo_if.rst_n) (DUT.rd_ptr == FIFO_DEPTH-1 && fifo_if.rd_en && !fifo_if.empty) => DUT.rd_ptr==0 ;		
When reset is asserted all pointers and output should return to default	<pre>if(~fifo_if.rst_n) begin rst_n assert: assert final (fifo_if.data_out == 0 && DUT.count == 0 && DUT.wr_ptr == 0 && DUT.rd_ptr == 0) else Serror("DUT.count = %9d, DUT.wr_ptr = %9d, DUT.rd_ptr = %9d, data_out = %9d", DUT.count, DUT.wr_ptr, DUT.rd_ptr, fifo_if.data_out); end</pre>		

⇒ Тор

```
1 import FIFO_test_pkg::*;
2 import FIFO_pkg::*;
3 import uvm_pkg::*;
  `include "uvm_macros.svh"
6 module top;
       bit clk ;
       FIFO_if fifo_if(clk);
       FIFO DUT(fifo_if);
       bind FIFO FIFO_sva fifo_sva(fifo_if);
       initial begin
           clk = 1;
           forever begin
               #1 clk = \simclk;
           end
       end
       initial begin
           uvm_config_db #(virtual FIFO_if)::set(null,"*","fifo_vif",fifo_if);
           run_test("FIFO_test");
       end
   endmodule
```