


Date:


Subject:

①

NOT



NAND




a)

NOT



NAND



b)

NOT



$$T_{01}: \max(4, 7) = 7$$

$$T_{00}: \max(5, 9) = 9$$

NAND

$$T_{01}: \max(4, 2 \times 7) = 14$$

$$T_{00}: \max(2 \times 5, 9) = 10$$



e) هیچ تفاوتی در مقایسه سیگنال نیست
دسترسی و system Verilog وجود ندارد و
افزایش زمان مایکروسافت بودن.

a 1 1 1
b 1 0 1



Date: _____

Subject: _____

②



~~NAND~~ NAND

NOT



NAND1

Not1




b) $T_{01} : \max(2 \times 4, 3 \times 7) = 21$
 $T_{00} : \max(2 \times 9, 3 \times 3) = 18$
 $T_{02} : 9 + 7 = 16$

PMOS ← NMOS $a \rightarrow 0 \rightarrow 1 \rightarrow 0$

$T_{01} : \max(2 \times 4, 2 \times 7) = 14$
 $T_{00} : \max(2 \times 9, 2 \times 5) = 18$
 $T_{02} : 9 + 7 = 16$


PMOS ← NMOS



Date:

Subject:

NOT




e)

ع) مانت سوال قبل ضیع تفاوت دونه ها

$$\textcircled{3} w = \bar{a} \cdot \bar{c} + d \cdot (a \cdot b) \xrightarrow[\text{Not, NAND}]{\text{استاد}} \bar{w} = \overline{\bar{a} \cdot \bar{c} + d \cdot (a \cdot b)}$$

$$\rightarrow w = (\bar{a} \cdot \bar{c}) \cdot d \cdot (a \cdot b)$$




b) T_{NAND} کم از 6 نوبت به است یعنی NOT و NAND و Delay اندک است.
 abcd → 1111 → 1011

$$T_{01}: 14 + 14 + 10 = 38$$

$$abcd \rightarrow 1011 \rightarrow 1111$$

$$T_{00}: 10 + 14 + 10 = 34$$




d) $\Rightarrow \text{seleksi on, r ile}$

④ $w = \bar{d} \cdot \bar{c} + d \cdot (a \cdot b)$

Nand if 1 # (21, 18, 16)

Not if 1 # (14, 18, 16)

T_{01} T_{00} T_{02}




b) T_{01} : $abcd: 1101 \rightarrow 1100 \rightarrow 14 + 14 = 28$

T_{00} : $abcd: 1100 \rightarrow 1101 \rightarrow 16 + 18 = 34$

Date:

Subject:



d) وقتی ریس تایم برای T_{01} 28 است ابتدا ایا وقت در System Verilog تایم برای T_{01} 27 می شود.


a) $w = d \cdot \bar{c} + d \cdot (\bar{a} + \bar{b})$

b) $T_{01}: \max(3 \times 7, 9 + 4) = 21$

$T_{00}: \max(3 \times 5, 9 + 9) = 18$


①

$\rightarrow abcd: 0000 \rightarrow 1110 \rightarrow 1100$



Date:


Subject:



d) ...

6

a)



	worst-case (timing)	number of transistors	and transistor
Part 3	(38, 34)	nand nand $2 \times 2 + 4 \times 4 = 20$	Power \propto num gate
Part 4	(28, 24)	nand if not if $1 \times 8 + 2 \times 6 = 20$	
Part 5	(21, 18)	pmos/nmos not $2 \times 5 + 1 \times 2 = 12$	
	3 > 4 > 5	3 = 4 > 5	
	(Part)	(Part)	