


计算机体系结构实验


1. MIPS微处理器原理

- 体系结构（MIPS汇编语言）
- 微体系结构（单周期处理器）



微体系结构

- 针对同一体系结构有不同的微体系结构设计。
- 将寄存器、存储器、ALU、有限状态机、其他逻辑模块组合在一起，实现一种体系结构。



体系结构: 程序员所见到的计算机。

MIPS、X86... 未定义底层的硬件实现。

指令集 (汇编语言)

寄存器 + PC

微体系结构: 由硬件实现一种体系结构。

3种微体系结构: 在性能、成本、复杂度之间折中

- **单周期**: 在一个周期中执行一条完整的指令。
- **多周期**: 利用多个较短的周期执行一条指令。
- **流水线**: Each instruction broken up into series of steps & multiple instructions execute at once.

微体系结构 (32位)


分为:

- 数据路径 **Datapath**: functional blocks
- 控制 **Control**: control signals

Consider subset of MIPS instructions:


- R-type: `and, or, add, sub, slt` (5)
- Memory: `lw, sw` (2)
- Branch: `beq` (1)

状态元素



- **程序计数器 (Program Counter):** 普通32位寄存器。
输出PC: 当前指令地址。输入PC': 下一条指令地址。
- **指令存储器 (IM):** 有一个读端口的ROM。
输出RD: 32位指令。输入A: 32位指令地址。
- **数据存储器 (DM):** 有一个读/写端口的RAM。
如果写使能 $WE=0$, 则从地址A将数据读到输出端RD;
如果写是能 $WE=1$, 在CLK上升沿将输入WD写入地址A。

状态元素




目的操作数 源操作数

- 寄存器文件(**R**egister **F**ile): 1个写端口, 2个读端口。
 - 如果写使能WE3=1, 则在CLK上升沿将数据WD3写入A3指定的寄存器中。
 - 将A1指定的寄存器数据传送到输出端口RD1;
 - 将A2指定的寄存器数据传送到输出端口RD2。

【注】5位地址可以表达32个寄存器。

程序计数器 PC



程序计数器
(32位寄存器)

Verilog

版本

```
1 module flopr #(parameter WIDTH = 8)
2     (input          clk, reset,
3     input [WIDTH-1:0] d,
4     output reg [WIDTH-1:0] q);
5
6     always @(posedge clk, posedge reset)
7         if (reset) q <= 0;
8         else      q <= d;
9 endmodule
```

SystemVerilog
版本


```
flopr. sv
C:/Users/Sam/Documents/Vivado2015/project_5/project_5.srcs/sources_1/new/1
1 module flopr #(parameter WIDTH = 8)
2     (input logic          clk, reset,
3     input logic [WIDTH-1:0] d,
4     output logic [WIDTH-1:0] q);
5
6     always_ff @(posedge clk, posedge reset)
7         if (reset) q <= 0;
8         else      q <= d;
9 endmodule
```

单周期 数据路径

lw rt, imm(rs)

装入字: [rt] = [Address]

STEP 1: 从指令存储器中取出指令



```
1 module imem(input logic [5:0] a,  
2             output logic [31:0] rd);  
3  
4   logic [31:0] RAM[63:0]; //32x64 RAM  
5  
6   initial  
7     begin  
8       // initialize memory  
9       $readmemb("memfile.dat", RAM);  
10    end  
11  
12    assign rd = RAM[a]; // word aligned  
13 endmodule
```

Verilog有2个系统任务，从文件中读取数据到存储器。

`$readmemb("<数据文件名>", <存储器名>, <起始地址>, <终止地址>);`

`$readmemh("<数据文件名>", <存储器名>, <起始地址>, <终止地址>);`

memfile.dat


20020005	10A7000A	00E23822
2003000C	0064202A	AC670044
2067FFF7	10800001	8C020050
00E22025	20050000	08000011
00642824	00E2202A	20020001
00A42820	00853820	AC020054

单周期 数据路径-2

lw rt, imm(rs)

装入字: [rt] = [Address]

STEP 2: 从寄存器文件中读出源操作数



版本1: 组合电路

- 共有32个32位寄存器
- 需要区分rs、rt的地址和数据
- 因\$0一直输出0, 因此当RsAddr、RtAddr为0时, RsData、RtData必须输出0.
- rd只有在写信号有效时用
- 当regWriteEn有效时, 数据需要写入regWriteAddr寄存器。


```
regFile1.sv
C:/Users/Sam/Documents/Vivado2015/project_5/project_5.srcs/sources_1
1 // 寄存器文件 register 0 hardwired to 0
2 module regfile(input logic [4:0] ra1, ra2,
3               output logic [31:0] rd1, rd2);
4
5   logic [31:0] rf[31:0]; // 32个32位寄存器
6
7   assign rd1 = (ra1 != 0) ? rf[ra1] : 0;
8   assign rd2 = (ra2 != 0) ? rf[ra2] : 0;
9 endmodule
```


单周期数据路径 -3

lw rt, **imm**(rs)

op (6)	rs (5)	rt (5)	imm(16)
		15	0

3: 符号扩展立即数




```
signExt.sv
C:/Users/Sam/Documents/Vivado2015/project_5/project_5.src
1 module signext(input logic [15:0] a,
2                 output logic [31:0] y);
3 //将a的最高位直接复制到前16位
4 assign y = {{16{a[15]}}, a};
5 endmodule
```

单周期数据路径 -4

lw rt, imm(rs)

op (6)	rs (5)	rt (5)	imm(16)
--------	--------	--------	---------

4: 计算存储器地址




```
1 module alu(input      [31:0] a, b,  
2             input      [2:0] alucont,  
3             output reg [31:0] result);  
4  
5   always@(*)  
6     case(alucont[1:0])  
7       2'b10: result <= a + b;  
8     endcase  
9  
10 endmodule
```

ALU简化版

单周期数据路径 -5

lw rt, imm(rs)

5: 向寄存器文件写入数据



寄存器文件版本2:

写入操作为同步时序电路，
在时钟上升沿，写使能=1时

单周期 数据路径

lw rt, imm(rs)

装入字: [rt] = [Address]


op (6)	rs (5)	rt (5)	Imm (16)
--------	--------	--------	----------

25 21

```

1 // 寄存器文件 (register 0 hardwired to 0)
2 module regfile(input      clk,
3               input      regWriteEn, //写入使能
4               input [4:0] regWriteAddr,
5               input [31:0] regWriteData,
6               input [4:0] RsAddr,
7               input [4:0] RtAddr,
8               output [31:0] RsData, // Rs寄存器
9               output [31:0] RtData); // Rt寄存器
10
11 reg [31:0] rf[31:0]; //32个32位寄存器
12 //① 写入使能有效时, 写入数据
13 always @(posedge clk)
14   if (regWriteEn) rf[regWriteAddr] <= regWriteData;
15 //② 读出Rs或Rt寄存器中的数据
16 assign RsData = (RsAddr != 0) ? rf[RsAddr] : 0;
17 assign RtData = (RtAddr != 0) ? rf[RtAddr] : 0;
18 endmodule

```




单周期数据路径 -6

lw rt, imm(rs)

6: 确定PC的下一个指令的地址

op (6)	rs (5)	rt (5)	imm(16)
--------	--------	--------	---------

ALUControl_{2:0} 20 16



```
module adder(  
    input  [31:0] a, b,  
    output [31:0] y );  
  
    assign y = a + b;  
endmodule
```

MIPS存储器模型是字节(8bits)寻址，而不是字(32bits)寻址。
每一个数据字节都有一个唯一的地址，
一个32位的字包含4个8位字节，
即：每一个字地址都是4的倍数。【P185】

单周期数据路径 -7

SW rt, imm(rs)


第2条汇编指令 **sw**

存储字: [Address] = [rt]

- 将数据写入数据存储器

op (6)	rs (5)	rt (5)	imm(16)
--------	--------	--------	---------

20 16




```
1 module dmem(input logic clk, we,  
2             input logic [31:0] a, wd,  
3             output logic [31:0] rd);  
4  
5     logic [31:0] RAM[63:0];  
6  
7     assign rd = RAM[a[31:2]]; // word aligned  
8  
9     always @(posedge clk)  
10         if (we)  
11             RAM[a[31:2]] <= wd;  
12 endmodule
```

单周期数据路径 -8

R-Type

- **add, sub, and, or, slt**
- Read from `rs` and `rt`
- Write *ALUResult* to `rd` (instead of `rt`)

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
		15	11		




单周期数据路径 -8

R-Type

- **add, sub, and, or, slt**
- Read from `rs` and `rt`
- Write *ALUResult* to `rd` (instead of `rt`)

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits




单周期数据路径 -8

R-Type

- **add, sub, and, or, slt** op
6 bits
- Read from `rs` and `rt`
- Write *ALUResult* to `rd` (instead of `rt`)

op	rs	rt	rd	shamt	func
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits




单周期数据路径 -9

beq rs, rt, label


rs、rt相等则转移

If ([rs]==[rt]) $PC' = PC + 4 + (\text{SignImm} \ll 2)$




```
1 module sl2(input  [31:0] a,  
2               output [31:0] y);  
3  
4 // 左移2位, 相当于乘以4  
5 assign y = {a[29:0], 2'b00};  
6 endmodule
```

单周期 控制




单周期 控制单元 (ALU译码器)



```
1 module controller(input [5:0] op, funct,
2                   input      zero,
3                   output      memtoReg, memwrite,
4                   output      pcsrc, alusrc,
5                   output      regdst, regwrite,
6                   output      jump,
7                   output [2:0] alucontrol);
8
9   wire [1:0] aluop;
10  wire      branch;
11
12  maindec md(op, memtoReg, memwrite, branch,
13            alusrc, regdst, regwrite, jump, aluop);
14  aludec ad(funct, aluop, alucontrol);
15
16  assign pcsrc = branch & zero;
17 endmodule
```

单周期 控制单元 (主译码器)




```

1 module maindec(input [5:0] op,
2                 output memtoReg, memwrite,
3                 output branch, alusrc,
4                 output regdst, regwrite,
5                 output [1:0] aluop);
6
7   reg [7:0] controls;
8
9   assign {regwrite, regdst, alusrc, branch,
10          memwrite, memtoReg, aluop} = controls;
11
12   always @(*)
13     case(op)
14       6'b000000: controls <= 8'b11000010; //Rtype
15       6'b100011: controls <= 8'b10100100; //LW
16       6'b101011: controls <= 8'b00101000; //SW
17       6'b000100: controls <= 8'b00010001; //BEQ
18       default:   controls <= 8'bxxxxxxx; //???
19     endcase
20 endmodule
    
```

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp _{1:0}
R-type	000000	1	1	0	0	0	0	10
lw	100011	1	0	1	0	0	0	00
sw	101011	0	X	1	0	1	X	00
beq	000100	0	X	0	1	0	X	01 ²¹

单周期 控制单元 (ALU译码器)



ALUOp _{1:0}	Meaning
00	Add
01	Subtract
10	Look at Funct
11	Not Used

ALUOp _{1:0}	Funct _{5:0}	ALUControl _{2:0}
00	X	010 (Add)
X1	X	110 (Subtract)
1X	100000 (add)	010 (Add)
1X	100010 (sub)	110 (Subtract)
1X	100100 (and)	000 (And)
1X	100101 (or)	001 (Or)
1X	101010 (slt)	111 (SLT)


```

1 module aludec(input      [5:0] funct,
2               input      [1:0] aluop,
3               output reg [2:0] alucontrol);
4
5 always @(*)
6   case(aluop)
7     2'b00: alucontrol <= 3'b010; // add
8     2'b01: alucontrol <= 3'b110; // sub
9     default: case(funct) // R-TYPE
10       6'b100000: alucontrol <= 3'b010; // ADD
11       6'b100010: alucontrol <= 3'b110; // SUB
12       6'b100100: alucontrol <= 3'b000; // AND
13       6'b100101: alucontrol <= 3'b001; // OR
14       6'b101010: alucontrol <= 3'b111; // SLT
15       default: alucontrol <= 3'bxxx; // ???
16     endcase
17   endcase
18 endmodule
  
```

例7.1 Single-Cycle Datapath: **or**

or rd, rs, rt

$[rd] = [rs] \mid [rt]$




Extended Functionality: **addi**

立即数加法

addi rt, rs, imm

$[rt] = [rs] + \text{SignImm}$




Extended Functionality: **addi**

立即数加法

addi rt, rs, imm

$[rt] = [rs] + \text{SignImm}$

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp _{1:0}
R-type	000000	1	1	0	0	0	0	10
lw	100011	1	0	1	0	0	1	00
sw	101011	0	X	1	0	1	X	00
beq	000100	0	X	0	1	0	X	01
addi	001000	1	0	1	0	0	0	00




Extended Functionality: j

跳转

j label

$PC' = \{ (PC+4)[31:28], \text{addr}, 2'b0 \}$




Extended Functionality: j

跳转

j label

$PC' = \{ (PC+4) [31:28], \text{addr}, 2'b0 \}$

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp _{1:0}	Jump
R-type	000000	1	1	0	0	0	0	10	0
lw	100011	1	0	1	0	0	1	00	0
sw	101011	0	X	1	0	1	X	00	0
beq	000100	0	X	0	1	0	X	01	0
j	000010	0	X	X	X	0	X	XX	1



单周期 数据路径datapath 代码

```
1 module datapath(input      clk, reset,
2                  input      memtoreg, pcsrc,
3                  input      alusrc, regdst,
4                  input      regwrite, jump,
5                  input [2:0] alucontrol,
6                  output      zero,
7                  output [31:0] pc,
8                  input [31:0] instr,
9                  output [31:0] aluout, writedata,
10                 input [31:0] readdata);
11
12 wire [4:0] writereg;
13 wire [31:0] pcnext, pcnextbr, pcplus4, pcbranch;
14 wire [31:0] signimm, signimmsh;
15 wire [31:0] srca, srcb;
16 wire [31:0] result;
17
18 // next PC logic
19 flopr #(32) pcreg(clk, reset, pcnext, pc);
20 adder      pcadd1(pc, 32'b100, pcplus4);
21 sl2        immsh(signimm, signimmsh);
22 adder      pcadd2(pcplus4, signimmsh, pcbranch);
23 mux2 #(32) pcbrmux(pcplus4, pcbranch, pcsrc,
24                  pcnextbr);
25 mux2 #(32) pcmux(pcnextbr, {pcplus4[31:28],
26                  instr[25:0], 2'b00},
27                  jump, pcnext);
```


```
28
29 // register file logic
30 regfile    rf(clk, regwrite, instr[25:21],
31              instr[20:16], writereg,
32              result, srca, writedata);
33 mux2 #(5)   wrmux(instr[20:16], instr[15:11],
34                  regdst, writereg);
35 mux2 #(32)  resmux(aluout, readdata,
36                  memtoreg, result);
37 signext     se(instr[15:0], signimm);
38
39 // ALU logic
40 mux2 #(32)  srcbmux(writedata, signimm, alusrc,
41                  srcb);
42 alu         alu(srca, srcb, alucontrol,
43                  aluout, zero);
44 endmodule
```

单周期MIPS处理器 代码

```
1 module mips(input          clk, reset,
2              output [31:0] pc,
3              input  [31:0] instr,
4              output          memwrite,
5              output [31:0] aluout, writedata,
6              input  [31:0] readdata);
7
8  wire        memtoreg, branch,
9              pcsrc, zero,
10             alusrc, regdst, regwrite, jump;
11  wire [2:0]  alucontrol;
12
13  controller c(instr[31:26], instr[5:0], zero,
14              memtoreg, memwrite, pcsrc,
15              alusrc, regdst, regwrite, jump,
16              alucontrol);
17  datapath dp(clk, reset, memtoreg, pcsrc,
18              alusrc, regdst, regwrite, jump,
19              alucontrol,
20              zero, pc, instr,
21              aluout, writedata, readdata);
22 endmodule
```

处理器顶层文件

```
1 module top(input          clk, reset,
2             output [31:0] writedata, dataadr,
3             output      memwrite);
4
5   wire [31:0] pc, instr, readdata;
6
7   // instantiate processor and memories
8   mips mips(clk, reset, pc, instr, memwrite, dataadr, writedata, readdata);
9   imem imem(pc[7:2], instr);
10  dmem dmem(clk, memwrite, dataadr, writedata, readdata);
11
12 endmodule
```



单周期MIPS处理器 性能分析

CPI

T_c

程序执行时间 = 指令数 × 每条指令的时钟周期数 × 每个周期的运行时间

CPI（每条指令的时钟周期） **C**lock cycles **p**er **i**nstruction

对于单周期每条**lw**指令运行时间：

$$T_c = t_{pcq_PC} + t_{mem} + \max(t_{RFread}, t_{sext} + t_{mux}) + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

元件	参数	延迟 ps
Register clock-to-Q	t_{pcq_PC}	30
Register setup	t_{setup}	20
Multiplexer	t_{mux}	25
ALU	t_{ALU}	200
Memory read	t_{mem}	250
Register file read	t_{RFread}	150
Register file setup	$t_{RFsetup}$	20

单周期每条指令需要一个时钟周期，CPI=1

$$T_c = 30 + 250 + 150 + 200 + 250 + 25 + 20 = 925 \text{ ps}$$

因此，1000亿条指令执行时间为：

$$T = 100 \times 10^9 \text{ 指令} \times \mathbf{1} \frac{\text{周期}}{\text{指令}} \times 925 \times 10^{-12} \frac{\text{秒}}{\text{周期}} \\ = 92.5 \text{ 秒}$$

模块测试-maindec


```
maindec.v
C:/Users/Sam/Documents/Vivado2015/maindec/maindec.srcs/sources_1/new/maindec.v
1 module maindec(input [5:0] op,
2               output memtoreg, memwrite,
3               output branch, alusrc,
4               output regdst, regwrite,
5               output jump,
6               output [1:0] aluop);
7
8   reg [8:0] controls;
9
10  assign {regwrite, regdst, alusrc, branch, memwrite,
11         memtoreg, jump, aluop} = controls;
12
13  always @(*)
14  case(op)
15      6'b000000: controls <= 9'b110000010; //Rtype
16      6'b100011: controls <= 9'b101001000; //LW
17      6'b101011: controls <= 9'b001010000; //SW
18      6'b000100: controls <= 9'b000100001; //BEQ
19      6'b001000: controls <= 9'b101000000; //ADDI
20      6'b000010: controls <= 9'b000000100; //J
21      default: controls <= 9'bxxxxxxxx; //???
22  endcase
23 endmodule
```

```
test_maindec.v
C:/Users/Sam/Documents/Vivado2015/maindec/maindec.srcs/sim_
1 `timescale 1ns / 100ps
2 module test_maindec()
3     reg [5:0] op;
4     wire mem2reg, memwrite;
5     wire branch, alusrc;
6     wire regdst, regwrite, jump;
7     wire [1:0] aluop;
8     //实例化
9     maindec MUT(op, mem2reg, memwrite,
10                branch, alusrc, regdst,
11                regwrite, jump, aluop);
12     initial begin
13         //初始化
14         op = 0;
15         //添加激励信号
16         #20 op = 6'b000000;
17         #20 op = 6'b100011;
18         #20 op = 6'b101011;
19         #20 op = 6'b000100;
20         #20 op = 6'b001000;
21         #20 op = 6'b000010;
22         #20 op = 6'b011110;
23     end
24 endmodule
```


模块测试-maindec

```
maindec.v
C:/Users/Sam/Documents/Vivado2015/maindec/maindec.srscs/sources_1/new/maindec.v
1 module maindec(input [5:0] op,
2               output memtoreg, memwrite,
3               output branch, alusrc,
4               output regdst, regwrite,
5               output jump,
6               output [1:0] aluop);
7
8   reg [8:0] controls;
9
10  assign {regwrite, regdst, alusrc, branch, memwrite,
11         memtoreg, jump, aluop} = controls;
12
13  always @(*)
14  case(op)
15    6'b000000: controls <= 9'b110000010; //Rtype
16    6'b100011: controls <= 9'b101001000; //LW
17    6'b101011: controls <= 9'b001010000; //SW
18    6'b000100: controls <= 9'b000100001; //BEQ
19    6'b001000: controls <= 9'b101000000; //ADDI
20    6'b000010: controls <= 9'b000000100; //J
21    default:   controls <= 9'bxxxxxxxx; //???
22  endcase
23 endmodule
```

输出波形图



```

1 timescale 1ns / 100ps
2 module test_regFile( )
3     reg        clk;
4     reg        regWriteEn; // 写入使能
5     reg [4:0]  regWriteAddr;
6     reg [31:0] regWriteData; // 1个写入寄存器
7     reg [4:0]  RsAddr;
8     reg [4:0]  RtAddr;
9     wire [31:0] RsData; // Rs寄存器
10    wire [31:0] RtData; // Rt寄存器
11    //实例化
12    regfile MUT(clk, regWriteEn, regWriteAddr, regWriteData,
13               RsAddr, RtAddr, RsData, RtData);
14    //初始化
15    initial begin
16        clk = 0;
17        regWriteEn = 0;
18        regWriteAddr = 0;
19        regWriteData = 0;
20        RsAddr = 0;
21        RtAddr = 0;
22        //Wait 100ns
23        #100;
24        //添加激励信号
25        regWriteEn = 1;
26        regWriteData = 32'h1234abcd;
27    end

```

测试代码

```

28    //设置时钟
29    parameter PERIOD = 20;
30    always begin
31        clk = 1'b0;
32        #(PERIOD/2) clk = 1'b1;
33        #(PERIOD/2);
34    end
35    //激励信号
36    always begin
37        regWriteAddr = 8;
38        RsAddr = 8;
39        #PERIOD;
40    end
41 endmodule

```

```

1 // 寄存器文件 (register 0 hardwired to 0)
2 module regfile(input        clk,
3                input        regWriteEn, //写入使能
4                input [4:0]  regWriteAddr,
5                input [31:0] regWriteData,
6                input [4:0]  RsAddr,
7                input [4:0]  RtAddr,
8                output [31:0] RsData, // Rs寄存器
9                output [31:0] RtData); // Rt寄存器
10
11    reg [31:0] rf[31:0]; //32个32位寄存器
12    //① 写入使能有效时, 写入数据
13    always @(posedge clk)
14        if (regWriteEn) rf[regWriteAddr] <= regWriteData;
15    //② 读出Rs或Rt寄存器中的数据
16    assign RsData = (RsAddr != 0) ? rf[RsAddr] : 0;
17    assign RtData = (RtAddr != 0) ? rf[RtAddr] : 0;
18 endmodule

```

regfile源代码

模块测试-regFile

模块测试


```
1 timescale 1ns / 100ps
2 module test_regFile();
3     reg        clk;
4     reg        regWriteEn; // 写入使能
5     reg [4:0]  regWriteAddr;
6     reg [31:0] regWriteData; // 1个写入寄存器
7     reg [4:0]  RsAddr;
8     reg [4:0]  RtAddr;
9     wire [31:0] RsData; // Rs寄存器
10    wire [31:0] RtData; // Rt寄存器
11    //实例化
```

```
12    regfile MUT(clk, regWriteEn, regWriteAddr, regWriteData,
13                RsAddr, RtAddr, RsData, RtData);
14    //初始化
15    initial begin
16        clk = 0;
17        regWriteEn = 0;
18        regWriteAddr = 0;
19        regWriteData = 0;
20        RsAddr = 0;
21        RtAddr = 0;
22        //Wait 100ns
23        #100;
24        //添加激励信号
25        regWriteEn = 1;
26        regWriteData = 32'h1234abcd;
27    end
```

```
1 // 寄存器文件 (register 0 hardwired to 0)
2 module regfile(input        clk,
3                input        regWriteEn, //写入使能
4                input [4:0]  regWriteAddr,
5                input [31:0] regWriteData,
6                input [4:0]  RsAddr,
7                input [4:0]  RtAddr,
8                output [31:0] RsData, // Rs寄存器
9                output [31:0] RtData); // Rt寄存器
10
11    reg [31:0] rf[31:0]; //32个32位寄存器
12    //① 写入使能有效时, 写入数据
```

100ns时regWriteData获得数据"1234abcd"

110ns时, 时钟上升沿, RsData获得数据"1234abcd"




测试代码


MIPS单周期处理器

sMIPS


Vivado中程序组织结构



MIPS处理器原理图




Vivado中用IP配置数据存储器dmem



dmem接口不配套！

```
dmem your_instance_name (  
  .a(a),    // input wire [5 : 0] a  
  .d(d),    // input wire [31 : 0] d  
  .clk(clk), // input wire clk  
  .we(we),  // input wire we  
  .spo(spo) // output wire [31 : 0] spo  
);
```



Vivado中用IP配置指令存储器imem



MIPS单周期处理器仿真测试

#	Assembly	Description	Address	Machine
main:	addi \$2, \$0, 5	# initialize \$2 = 5	0	20020005
	addi \$3, \$0, 12	# initialize \$3 = 12	4	2003000c
	addi \$7, \$3, -9	# initialize \$7 = 3	8	2067fff7
	or \$4, \$7, \$2	# \$4 = (3 OR 5) = 7	c	00e22025
	and \$5, \$3, \$4	# \$5 = (12 AND 7) = 4	10	00642824
	add \$5, \$5, \$4	# \$5 = 4 + 7 = 11	14	00a42820
	beq \$6, \$7, end	# shouldn't be taken	18	10a7000a
	slt \$4, \$3, \$4	# \$4 = 1 < 3 = 0	1c	0064202a
	beq \$4, \$0, around	# should be taken	20	10800001
around:	addi \$5, \$0, 0	# shouldn't happen	24	20050000
	slt \$4, \$7, \$2	# \$4 = 3 < 5 = 1	28	00e2202a
	add \$7, \$4, \$5	# \$7 = 1 + 11 = 12	2c	00853820
	sub \$7, \$7, \$2	# \$7 = 12 - 5 = 7	30	00e23822
	sw \$7, 68(\$3)	# [80] = 7	34	ac670044
	lw \$2, 80(\$0)	# \$2 = [80] = 7	38	8c020050
	j end	# should be taken	3c	08000011
	addi \$2, \$0, 1	# shouldn't happen	40	20020001
end:	sw \$2, 84(\$0)	# write mem[84] = 7	44	ac020054

测试汇编代码+机器代码



仿真时增加内部信号显示

①

Scope

Name	Design Unit	Block Type
testbench	testbench	Verilog M...
dut	top	Verilog M...
mips	mips	Verilog M...
c	controller	Verilog M...
dp	datapath	Verilog M...
imem	imem(imem_a...	VHDL Entity
dmem	dmem	Verilog M...
glbl	glbl	Verilog M...

②

Objects

Name	Value
clk	0
reset	0
pc[31:0]	00000044
instr[31:0]	ac020054
memwrite	1
aluout[31:0]	00000054
writedata[31:0]	00000007
readdata[31:0]	XXXXXXXX
memtoreg	0
branch	X
pcsrc	0
zero	0
alusrc	1
regdst	0
regwrite	0
jump	0
alucontrol[2:0]	2

③

Run All (F3)

④

Untitled 4*

Name	Value
clk	1
reset	1
writedata[31:0]	00000005
dataadr[31:0]	00000005
memwrite	0
alucontrol[2:0]	2

20.082 ns

0 ns 50 ns 100 ns 150 ns

40

参考资料



数字设计和计算机体系结构

Digital Design and Computer Architecture 2nd

David Money Harris, 陈俊颖 译

机械工业出版社, 2016, **第7章 微体系结构**




计算机组成与设计：硬件/软件接口

Computer Organization and Design: The hardware / software interface

David A. Patterson, 王党辉 译

机械工业出版社, 2015, 第五版



计算机组成原理与接口技术: 基于MIPS架构

左冬红, 清华大学出版社, 2014