
计算机体系结构实验


1. MIPS微处理器原理

- 体系结构(MIPS汇编语言)
- 微体系结构(单周期处理器)





微体系结构



- 针对同一体系结构有不同的微体系结构设计。
- 将寄存器、存储器、ALU、有限状态机、其他逻辑模块组合在一起,实现一种体系结构。

体系结构: 程序员所见到的计算机。


MIPS、X86... 未定义底层的硬件实现。

指令集(汇编语言) 寄存器 + PC

微体系结构:由硬件实现一种体系结构。

- 3种微体系结构: 在性能、成本、复杂度之间折中
- 单周期:在一个周期中执行一条完整的指令.
- 多周期: 利用多个较短的周期执行一条指令.
- 流水线: Each instruction broken up into series of steps & multiple instructions execute at once.

微体系结构 (32位)



数据路径 Datapath: functional blocks

控制 Control: control signals


Consider subset of MIPS instructions:

• R-type: and, or, add, sub, slt (5)

• Memory: 1w, sw (2)

• Branch: beq (1)

状态元素



• 程序计数器(Program Counter): 普通32位寄存器。

输出PC: 当前指令地址。输入PC': 下一条指令地址。

· 指令存储器(IM): 有一个读端口的ROM。


输出RD: 32位指令。 输入A: 32位指令地址。

• 数据存储器(DM): 有一个读/写端口的RAM。

如果写使能WE=0,则从地址A将数据读到输出端RD;

如果写是能WE=1,在CLK上升沿将输入WD写入地址A。


状态元素



- 寄存器文件(Register File): 1个写端口, 2个读端口。
 - 如果写使能WE3=1,则在CLK上升沿将数据WD3写入A3指定的寄存器中。
 - 将A1指定的寄存器数据传送到输出端口RD1;
 - · 将A2指定的寄存器数据传送到输出端口RD2。

【注】5位地址可以表达32个寄存器。

程序计数器 PC




SystemVerilog 版本


单周期 数据路径

lw rt, imm(rs)

STEP 1: 从指令存储器中取出指令

装入字: [rt] = [Address]





Verilog有2个系统任务,从文件中读取数据到存储器。 \$readmemb("<数据文件名>",<存储器名>,<起始地址>,<终止地址>); \$readmemh("<数据文件名>",<存储器名>,<起始地址>,<终止地址>);


memfile.dat


20020005	10A7000A	00E23822
2003000C	0064202A	AC670044
2067FFF7	10800001	8C020050
00E22025	20050000	08000011
00642824	00E2202A	20020001
00A42820	00853820	AC020054

lw rt, imm(rs)

装入字: [rt] = [Address]

STEP 2: 从寄存器文件中读出源操作数





- 共有32个32位寄存器
- · 需要区分rs、rt的地址和数据
- 因\$0一直输出0,
 因此当RsAddr、RtAddr为0时,
 RsData、RtData必须输出0.
- rd只有在写信号有效时用
- 当regWriteEn有效时,数据需要 写入regWriteAddr寄存器。

```
regFile1.sv ______ X

C:/Users/Sam/Documents/Vivado2015/project_5/project_5.srcs/sources.

1 // 寄存器文件 register 0 hardwired to 0

2 module regfile (input logic [4:0] ra1, ra2,

output logic [31:0] rd1, rd2);

4

5 logic [31:0] rf[31:0]; // 32介32位寄存器

6

// 7 assign rd1 = (ra1 != 0) ? rf[ra1] : 0;

assign rd2 = (ra2 != 0) ? rf[ra2] : 0;


9 endmodule


v 8
```


lw rt, imm(rs)

op (6) rs (5) rt (5) imm(16)

3: 符号扩展立即数










lw rt, imm(rs)

4: 计算存储器地址






lw rt, imm(rs)




1// 寄存器文件 (register 0 hardwired to 0)

lw rt, imm(rs)

装入字: [rt] = [Address]



lw rt, imm(rs)



MIPS存储器模型是字节(8bits)寻址,而不是字(32bits)寻址。 每一个数据**字节**都有一个**唯一的地址**,

一个32位的字包含4个8位字节,

即:每一个字地址都是4的倍数。【P185】


sw rt, imm(rs)

第2条汇编指令sw

存储字: [Address] = [rt]

• 将数据写入数据存储器

op (6) rs (5) rt (5) imm(16)




R-Type

- add, sub, and, or, slt
- Read from rs and rt

oprsrtrdshamtfunct6 bits5 bits5 bits5 bits5 bits6 bits1511

Write ALUResult to rd (instead of rt)




R-Type

add, sub, and, or, slt

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- Read from rs and rt
- Write ALUResult to rd (instead of rt)




R-Type

• add, sub, and, or, slt




- Read from rs and rt
- Write ALUResult to rd (instead of rt)



beq rs, rt, label

rs、rt相等则转移

If ([rs]==[rt]) PC'=PC+4+(SignImm<<2)



```
1 module sl2(input [31:0] a,

2 output [31:0] y);


3

4 // 左移2位,相当于乘以4


5 assign y = {a[29:0], 2'b00};

6 endmodule
```


单周期控制



单周期控制单元 (ALU译码器)



单周期控制单元(主译码器)




```
1 modul maindec (input
                        [5:0] op,
                 output
                               memtoreg, memwrite,
 2
                               branch, alusrc,
                  output
                               regdst, regwrite,
                  output
                 output [1:0] aluop):
    reg [7:0] controls;
    assign {regwrite, regdst, alusrc, branch,
            memwrite, memtoreg, aluop} = controls:
10
11
    always @(*)
12
      case(op)
13
        6'b0000000: controls <= 8'b11000010; //Rtype
14
        6'b100011: controls <= 8'b10100100; //LW
15
        6'b101011: controls <= 8'b00101000: //SW
16
        6'b000100: controls <= 8'b00010001; //BEQ
17
        default: controls <= 8'bxxxxxxxxx: //???
18
19
      endcase
20 endmodule
```

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	$\mathrm{ALUOp}_{1:0}$
R-type	000000	1	1	0	0	0	0	10
lw	100011	1	0	1	0	0	0	00
SW	101011	0	X	1	0	1	X	00
beq	000100	0	X	0	1	0	X	0121

减汐

单周期控制单元 (ALU译码器)



```
1 module(aludec)(input
                            [5:0] funct,
                input
                            [1:0] aluop,
                output reg [2:0] alucontrol);
    always @(*)
      case(aluop)
        2'b00: alucontrol <= 3'b010: // add
        2'b01: alucontrol <= 3'b110: // sub
        default: case(funct)
                                      // R-TYPE
            6'b100000: alucontrol <= 3'b010; // ADD
10
            6'b100010: alucontrol <= 3'b110; // SUB
11
            6'b100100: alucontrol <= 3'b000; // AND
12
            6'b100101: alucontrol <= 3'b001; // OR
13
            6'b101010: alucontrol <= 3'b111; // SLT
14
            default: alucontrol <= 3'bxxx; // ???
15
          endcase
16
17
      endcase
```


18 endmodule

ALUOp _{1:0}	Meaning
00	Add
01	Subtract
10	Look at Funct
11	Not Used

$\mathrm{ALUOp}_{1:0}$	Funct _{5:0}	ALUControl _{2:0}
00	X	010 (Add)
X1	X	110 (Subtract)
1X	100000 (add)	010 (Add)
1X	100010 (sub)	110 (Subtract)
1X	100100 (and)	000 (And)
1X	100101 (or)	001 (Or)
1X	101010(slt)	111 (SLT)


例7.1 Single-Cycle Datapath: or

or rd, rs, rt [rd] = [rs] | [rt]



Extended Functionality: addi

立即数加法 addi rt, rs, imm [rt] = [rs] + SignImm




Extended Functionality: addi

立即数加法 addi rt, rs, imm [rt] = [rs] + SignImm

$$[rt] = [rs] + SignImm$$

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	$\mathrm{ALUOp}_{1:0}$
R-type	000000	1	1	0	0	0	0	10
lw	100011	1	0	1	0	0	1	00
SW	101011	0	X	1	0	1	X	00
beq	000100	0	X	0	1	0	X	01
addi	001000	1	0	1	0	0	0	00




Extended Functionality: j

跳转

j label

 $PC' = \{ (PC+4) [31:28], addr, 2'b0 \}$




Extended Functionality: j

跳转

j label

 $PC' = \{ (PC+4) [31:28], addr, 2'b0 \}$

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	$\mathrm{ALUOp}_{1:0}$	Jump
R-type	000000	1	1	0	0	0	0	10	0
lw	100011	1	0	1	0	0	1	00	0
SW	101011	0	X	1	0	1	X	00	0
beq	000100	0	X	0	1	0	X	01	0
j	000010	0	X	X	X	0	X	XX	1



单周期 数据路径datapath 代码

```
1 module datapath (input
                                 clk, reset,
 2
                   input
                                 memtoreg, pcsrc,
                                 alusro, regdst,
 3
                   input
                   input
                                 regwrite, jump,
 4
                   input [2:0] alucontrol,
 5
 6
                   output
                                 zero.
                   output [31:0] pc,
 8
                   input [31:0] instr,
                   output [31:0] aluout, writedata,
 9
                   input [31:0] readdata);
10
11
    wire [4:0] writereg:
12
    wire [31:0] pcnext, pcnextbr, pcplus4, pcbranch;
    wire [31:0] signimm, signimmsh;
14
    wire [31:0] srca, srcb;
15
    wire [31:0] result;
16
17
    // next PC logic
18
    flopr #(32) pcreg(clk, reset, pcnext, pc);
19
                pcadd1 (pc, 32' b100, pcplus4);
    adder
20
    s12
                immsh(signimm, signimmsh);
21
                pcadd2(pcplus4, signimmsh, pcbranch);
22
    adder
    mux2 #(32) pcbrmux(pcplus4, pcbranch, pcsrc,
23
24
                         pcnextbr);
    mux2 #(32) pcmux(pcnextbr, {pcplus4[31:28],
25
                       instr[25:0], 2'b00},
26
                       jump, pcnext);
27
```

```
28
   // register file logic
                rf(clk, regwrite, instr[25:21].
   regfile
30
                   instr[20:16], writereg,
31
                   result, srca, writedata):
32
                wrmux(instr[20:16], instr[15:11],
33
    mux2 #(5)
                      regdst, writereg):
34
                resmux(aluout, readdata,
35
    mux2 #(32)
                       memtoreg, result);
36
                se(instr[15:0], signimm);
37
    signext
38
39
    // ALU logic
    mux2 #(32) srcbmux(writedata, signimm, alusrc,
40
                        srcb);
41
42
                alu(srca, srcb, alucontrol,
    alu
                    aluout, zero);
43
44 endmodule
```

单周期MIPS处理器 代码

```
1 module (mips (input
                           clk, reset,
              output [31:0] pc,
 2
 3
              input [31:0] instr,
                      memwrite,
 4
              output
 5
              output [31:0] aluout, writedata,
              input [31:0] readdata);
 6
 8
    wire
                 memtoreg, branch,
 9
                posro, zero,
                alusro, regdst, regwrite, jump;
10
    wire [2:0] alucontrol:
11
12
    controller c(instr[31:26], instr[5:0], zero,
                 memtoreg, memwrite, pcsrc,
14
                 alusro, regdst, regwrite, jump,
15
                 alucontrol);
16
    datapath)dp(clk, reset, memtoreg, pcsrc,
                alusro, regdst, regwrite, jump,
18
                alucontrol,
19
20
                zero, pc, instr,
                aluout, writedata, readdata);
21
22 endmodule
```

```
1 module (top) input
                               clk, reset,
                                                                        处理器顶层文件
               output [31:0] writedata, dataadr,
                               memwrite):
               output
     wire [31:0] pc, instr, readdata;
     // instantiate processor and memories
     mips mips(clk, reset, pc, instr, memwrite, dataadr, writedata, readdata);
     imem imem(pc[7:2], instr);
    dmem dmem(@1k, memwrite, dataadr, writedata, readdata);
12 endmodule
                                                                          Funct<sub>5:0</sub> Controller Opcode<sub>5:0</sub>
                                                                              ALUOp<sub>1:0</sub>
                                                                         ALU
                                                                                          Main
                                                                       Decoder
                                                                                         Decoder
                                                                                         MemtoReg
                                                                          ALUControl<sub>2:0</sub>
                                                                                      PCSrc
                                                                                                          PC
                                                                                                                              Instr
                                                        CLK -
                                                                                                                         RD
                                                       Reset
                                                                                                                    Instruction
                                                                                                                     Memory
                                                                                 Datapath
                                                                                                                    CLK
                                                                                                                         WE
                                                                                                          ALUOut
                                                                                                                              ReadData
                                                                                                          WriteData
                                                                                                                    WD
                                                                                                                      Data
                                                                                                                     Memory
                                                                             MIPS Processor
                                                                                                                External Memory
```

单周期MIPS处理器 性能分析

CPI

 T_c

程序执行时间 = 指令数 × 每条指令的时钟周期数 × 每个周期的运行时间

CPI(每条指令的时钟周期)Clock cycles per instruction

对于单周期每条1w指令运行时间:

$$T_c = t_{pcq_PC} + t_{mem} + \max(t_{RFread}, t_{sext} + t_{mux}) + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

元件	参数	延迟 ps
Register clock-to-Q	t_{pcq_PC}	30
Register setup	$t_{ m setup}$	20
Multiplexer	$t_{ m mux}$	25
ALU	$t_{ m ALU}$	200
Memory read	$t_{\rm mem}$	250
Register file read	t_{RF} read	150
Register file setup	t_{RF} setup	20

单周期每条指令需要一个时钟周期,CPI=1

$$T_c = 30 + 250 + 150 + 200 + 250 + 25 + 20 = 925 \text{ ps}$$

因此,1000亿条指令执行时间为:


$$T = 100 \times 10^{9}$$
指令 $\times 1\frac{周期}{指令} \times 925 \times 10^{-12}\frac{}{周期}$
= 92.5秒

模块测试-maindec


```
_ D a x
maindec. v
   C:/Users/Sam/Decuments/Vivado2015/maindec/maindec.srcs/sources_1/new/maindec.
   1 module maindec input [5:0] op.
                                  memtoreg, memwrite,
   2
                     output
                                  branch, alusrc,
                     output
                                 regdst, regwrite,
                     output
                                  jump,
h
                     output
<u>×</u>
//
                     output [1:0] aluop);
reg [8:0] controls:
       assign {regwrite, regdst, alusrc, branch, memwrite,
               memtoreg, jump, aluop = controls:
  11
   12
       always @(*)
   13
       case(op)
  14
           6'b000000: controls <= 9'b110000010; //Rtype
   15
           6'b100011: controls <= 9'b101001000: //LW
   16
           6'b101011: controls <= 9'b001010000: //SW
  17
           6'b000100: controls <= 9'b000100001: //BEQ
   18
           6'b001000: controls <= 9'b1010000000: //ADDI
   19
           6'b000010: controls <= 9'b000000100: //T
   20
           default: controls <= 9'bxxxxxxxxxx; //???
         endcase
   23 endmodule
      <
```

```
test maindec. v
                                           _ D a ×
   C:/Users/Sam/Documents/Vivado2015/maindec/maindec.srcs/sim
    1 timescale ins / 100ps
    2 module test maindec()
          reg [5:0] op:
          wire
                       mem2reg, memwrite;
wire
                      branch, alusro:
                      regdst, regwrite, jump:
         wire
         wire [1:0] aluop:
         //实例化
          maindec MUT(op, mem2reg, memwrite,
                       branch, alusro, regdst,
                       regwrite, jump, aluop):
   11
          initial begin
   12
            //初始化
   13
            co = 0:
   14
            //添加激励信号
   15
            #20 \text{ op} = 6'b0000000:
   16
            #20 \text{ op} = 6' \text{ b} 100011:
            #20 \text{ op} = 6' \text{ b} 1010111:
            #20 \text{ op} = 6'b000100:
            #20 \text{ op} = 6'b001000:
            #20 \text{ op} = 6'b000010:
            #20 \text{ op} = 6' \text{ b011110}:
          end
   24 endmodule
                                             32
```


模块测试-maindec



输出波形图



```
1 timescale ins / 100ps
                                                                             (register 0 hardwired to 0)
2 module (test_regFile())
                                                                2 module regfile input
                                                                                           clk,
                                                                                           regWriteEn, //写入使能
                                                                3
                                                                               input
     reg
                                                                                    [4:0] regWriteAddr,
                 regWriteEn: // 写入使能
                                                                4
                                                                               input
     reg
                                                                                     [31:0] regWriteData,
          [4:0] regWriteAddr;
                                                                5
                                                                               input
     reg
                                                                               input [4:0] RsAddr,
           [31:0] regWriteData:// 1个写入寄存器
                                                                               input [4:0] RtAddr,
           [4:0] RsAddr:
     reg
                                                                               output [31:0] RsData, // Rs寄存器
          [4:0] RtAddr;
     reg
                                                                               output [31:0] RtData); // Rt寄存器
     wire [31:0] RsData; // Rs寄存器
                                                               10
     wire [31:0] RtData: // Rt寄存器
10
                                                                   reg [31:0] rf[31:0]; //32个32位寄存器
     //实例化
11
                                                                   //① 写入使能有效时,写入数据
                                                               12
12
     regfile MUT(clk, regWriteEn, regWriteAddr, regWriteData,
                                                                   always @(posedge clk)
                                                               13
              RsAddr, RtAddr, RsData, RtData);
13
                                                                    if (regWriteEn) rf[regWriteAddr] <= regWriteData;
                                                               14
     //初始化
14
                                                                   //② 读出Rs或Rt寄存器中的数据
                                                               15
     initial begin
15
                                                                   assign RsData = (RsAddr != 0) ? rf[RsAddr] : 0;
                               测试代码
       clk = 0:
16
                                                                   assign RtData = (RtAddr != 0) ? rf[RtAddr] : 0;
17
       regWriteEn = 0;
                                                               18 endmodule
       regWriteAddr = 0;
18
                                     28
                                           //设管时钟
                                                                                       regfile源代码
       regWriteData = 0;
19
                                           parameter PERIOD = 20;
                                     29
       RsAddr = 0:
20
                                           always begin
                                     30
       RtAddr = 0:
21
                                             clk = 1'b0;
                                     31
       //Wait 100ns
                                             \#(PERIOD/2) clk = 1'b1;
                                     32
       #100:
23
                                             #(PERIOD/2):
                                     33
       //添加激励信号
24
                                     34
                                           end
       regWriteEn = 1;
25
                                           //激励信号
                                     35
       regWriteData = 32'h1234abcd;
26
                                           always begin
                                     36
                                                                      模块测试-regFile
27
      end
                                            regWriteAddr = 8;
                                     37
                                             RsAddr = 8:
                                     38
                                     39
                                             #PERIOD:
                                           end
                                     40
                                                                                                       34
                                     41 endmodule
```



MIPS单周期处理器

sMIPS

Vivado中程序组织结构


Sources

- Design Sources (3)


Solution of the second of the

pcadd1 - adder (mipsparts.sv)
 immsh - sl2 (mipsparts.sv)
 pcadd2 - adder (mipsparts.sv)
 pcbrmux - mux2 (mipsparts.sv)

_ 🗆 🗗 ×




Vivado中用IP配置数据存储器dmem



dmem接口不配套!


```
.a(a), // input wire [5:0] a
.d(d), // input wire [31:0] d
.clk(clk), // input wire clk
.we(we), // input wire we
.spo(spo) // output wire [31:0] spo
);
```

Vivado中用IP配置指令存储器imem




MIPS单周期处理器仿真测试

#	Assembly	Description	Address	Machine	
main:	addi \$2, \$0, 5	# initialize \$2 = 5	Address N	20020005	Sources _ □ ☑ ×
IIIa III.	an and a second and	Distriction of the second second	4		Q 🔀 😂 🚵 📳 🖪
	addi \$3, \$0, 12	# initialize \$3 = 12	4	2003000c	Design Sources (4)
	addi \$7, \$3, —9	# initialize \$7 = 3	8	2067fff7	- 19. top (mipstop.sv) (3)
	or \$4, \$7, \$2	# \$4 = (3 OR 5) = 7	С	00e22025	⊞ mips (mips.sv) (2)
	and, \$5, \$3, \$4	# \$5 = (12 AND 7) = 4	10	00642824	⊞ 59 c − controller (mips. sv) (2)
	X	# \$5 = 4 + 7 = 11	14	00a42820	⊞-® dp - datapath (mips.sv) (12) ⊞-□ imem - imem (imem.xci)
					og dmem − dmem (mem.xc1)
	bed \$5, \/, and 2	# shouldn't be taken	18	10a7000a	
	slt \$4, \$3, \$4	# 54 = 1	1c	0064202a	d Coefficient Files (1)
	beg \$4, \$0, around	# should be token.	20	10800001	⊕ Data Files (1)
	addi \$5, \$0, 0	# shouldn't happen	284 (1)	20050000	⊕ Constraints
around:	slt \$4, \$7, \$2	# \$4 = 3 < 5 = 1	HIT, T	120e2202a	⊟ Simulation Sources (4)
ar ound.		V 4.0 N 10 N	20		testbench (mipstest.sv) (1)
	add \$7, \$4, \$5	# \$7 = 1 + 11 = 12	2c	00853820	In lat = ton (minsten a) (3)
	sub \$7, \$7, \$2	# \$7 = 12 - 5 = 7	30	00e23822	∰ mips - mips (mips.sv) (2)
	sw \$7,68(\$3)	# [80] = 7	34	ac670044	⊕ ⊕ imem - imem (imem.xci)
	lw \$2.80(\$0)	# \$2 = [80] = 7	38	8c020050	
	i end	# should be taken	3c	08000011	
	9				H Data Files (1)
	addi \$2, \$0, 1	# shouldn't happen	40	20020001	
end:	sw \$2,84(\$0)	# write mem[84] = 7	44	ac020054	Hierarchy IP Sources Libraries Com ↑ ▶ 国



仿真时增加内部信号显示



参考资料







数字设计和计算机体系结构

Digital Design and Computer Architecture 2nd

David Money Harris,陈俊颖译

机械工业出版社,2016,第7章 微体系结构

计算机组成与设计: 硬件/软件接口

Computer Organization and Design: The hardware / software interface

David A. Patterson, 王党辉译

机械工业出版社,2015,第五版

计算机组成原理与接口技术:基于MIPS架构

左冬红,清华大学出版社,2014