



Computer Architecture Project

SEM-Team 10



Names

- **Moamen Hassan**
- **Hussein Youssef**
- **Hassan Osama**
- **Mohamed Magdy**

Design

The Processor is similar to PDP11-based microprocessor that can execute the program loaded in its ram.

The Processor has 3 busses to write data on them. The first Two 'A' and 'B' can read from registers and The Third 'C' can write data into register.

We assume that we have two temp registers 'X' and 'Y'.

Components


Eight Registers numbered from **R0** to **R7**.

Two temp registers **X**, **Y**.

Four special purpose registers **IR**, **MAR**, **MDR**, **FLAG**.

- **IR**: Instruction Register
- **MAR**: Memory Address Register
- **MDR**: Memory Data Register
- **FLAG**: Status Flag Register contains (**C**, **Z**, **N**, **P**, **O**)
 - **C**: Carry Flag.
 - **Z**: Zero Flag (1 if ALU result is 0).
 - **N**: Negative Flag (1 if ALU result sign is Negative).
 - **P**: Parity Flag (1 if ALU result is even).
 - **O**: Overflow Flag (1 if $P+P=N$ or $N+N=P$ or $P-N=N$ or $N-P=P$)

ALU that makes operations such as add , sub , addc, subc.



Mapping the instructions.

Two Operand Instructions.

The selector of the instructions is 4 bits (most 4 significant bits).

15	14	13	12	Mod1	Reg1	Mod2	Reg2
0	X	X	X	3 bits	3 bits	3 bits	3 bits

15	14	13	12	Mod1	Reg1	Mod2	Reg2
1	0	0	0	3 bits	3 bits	3 bits	3 bits

opcode	Two Operand Instructions
0000	MOV
0001	ADD
0010	ADC (Add with Carry)
0011	SUB
0100	SBC (Sub with Carry)
0101	AND
0110	OR
0111	XNOR
1000	CMP (Compare)

One Operand Instructions

15	14	13	12	11	10	9	8	2 Bits	Mod2	Reg2
1	0	0	1	X	X	X	X		3 bits	3 bits

opcode	Two Operand Instructions
0000	INC (Increment)
0001	DEC (Decrement)
0010	CLR (Clear)
0011	INV (Inverter)
0100	LSR (Logic Shift Right)
0101	ROR (Rotate Right)
0110	RRC (Rotate Right with Carry)
0111	ASR (Arithmetic Shift Right)
1000	LSL (Logic Shift Left)
1001	ROL (Rotate Left)
1010	RLC (Rotate Left with Carry)

No Operand Instructions

15	14	13	12	11	11 bits
1	0	1	0	X	

opcode	Two Operand Instructions
0	HLT (Halt)
1	NOP (No Operation)

Branches Instructions

15 14 13 12 11 11 bits

1	1	X	X	X	offset
---	---	---	---	---	--------

opcode	Two Operand Instructions
000	BR (Branch unconditionally)
001	BEQ (Branch if equal)
010	BNE (Branch if not equal)
011	BLO (Branch if Lower)
100	BLS (Branch if Lower or same)
101	BHI (Branch if Higher)
110	BHS (Branch if Higher or same)

Bonus Instructions

1 – JSR Address

15 14 13 12 11 10 10 bits

1	0	1	1	0	0	Address
---	---	---	---	---	---	---------

2 – RTS

15 14 13 12 11 10 10 bits

1	0	1	1	0	1	
---	---	---	---	---	---	--

3 – IRET

15	14	13	12	11	10	10 bits
1	0	1	1	1	1	

4 – INTERRUPT

15	14	13	12	11	10	10 bits
1	0	1	1	1	0	

Addressing Modes

opcode	Two Operand Instructions
000	Register Mode
001	Auto-Increment
010	Auto-Decrement
011	Indexed
100	Register Mode Indirect
101	Auto-Increment Indirect
110	Auto-Decrement Indirect
111	Indexed Indirect

Analyzing the Design :-

Addressing Mode	Instruction	Clock Cycles	MA
Register Mode	MOV R0,R1	4	1
	ADD R3,R5	4	1
Auto Increment Mode	ADD R0,(R1)+	6	3
	AND (R1)+,R0	6	2
Auto Decrement Mode	XNOR R0,-(R1)	6	3
	OR (R1)+,-(R0)	8	4
Indexed	Add X(R0),R1	5	3
	SUB X(R0),(R1)+	8	5
	MOV X(R0),-(R1)	8	5
Register Indirect	MOV @(R0),@(R1)	7	3
	ADD @(R0),(R1)+	8	4
	Add @(R1),-(R0)	8	4
	Add @(R1),X(R0)	7	5
	Add @(R0),R1	5	2
Auto Increment Indirect	MOV @(R0)+,R1	6	3
	MOV @(R0)+,(R1)+	9	4
	ADD @(R0)+,-(R1)	9	5
	SUB @(R0)+,X(R1)	8	6
	XOR @(R0)+,@R1	8	5
Auto Decrement Indirect	CLR @-(R0)	7	3
	MOV @-(R0),(R1)+	9	4
	ADD @-(R0),-(R1)	9	5
Indexed Indirect	Add @X(R0), R1	9	4

Add X(R0) , @R1 (5 MA)

a. Instruction Fetch/Decode (3 Cycles)

- 1. PCout A , Transfer A , MARin , Read**
- 2. PCout A , F = A+1 , PCin , WMFC**
- 3. MDRout A , Transfer A , IRin**

b. First Operand Fetch (4 Cycles)

- 4. PCout A , Transfer A , MARin , Read**
- 5. PCout A , F = A+1 , PCin , WMFC**
- 6. MDRout A , R0out B , F = A+B , MARin , Read , WMFC**
- 7. MDRout A , Transfer A , Xin**

c. Second Operand Fetch (1 Cycle)

- 8. R1out A , Transfer A , MARin , Read , WMFC**

d. Operation and Save (1 Cycle)

- 9. MDRout A , Xout B , F = A+B , MDRin , Write**

BRQ label (1 MA)

a. Instruction Fetch/Decode (3 Cycles)

- 1. PCout A , Transfer A , MARin , Read**
- 2. PCout A , F = A+1 , PCin , WMFC**
- 3. MDRout A , Transfer A , IRin**

b. Operation and Save (1 Cycle)

- 4. Address of IRout A , PCout B , F = A+B , PCin (if \overline{Z} then END)**

HALT (1 MA)

a. Instruction Fetch/Decode (3 Cycles)

- 1. PCout A , Transfer A , MARin , Read**
- 2. PCout A , F = A+1 , PCin , WMFC**
- 3. MDRout A , Transfer A , IRin**

JSR R0 , Routine (3 MA)

a. Instruction Fetch/Decode (3 Cycles)

- 1. PCout A , Transfer A , MARin , Read**
- 2. PCout A , F = A+1 , PCin , WMFC**
- 3. MDRout A , Transfer A , IRin**

b. Operand (Address) Fetch (3 Cycles)

- 4. PCout A , Transfer A , MARin , Read**
- 5. PCout A , F = A+1 , PCin , WMFC**
- 6. MDRout A , Transfer A , Xin**

c. Operation and Save (3 Cycles)

- 7. R6(SP)out A , F = A - 1 , R6in , MARin**
- 8. PCout A , Transfer A , MDRin , Write**
- 9. Xout A , transfer A , PCin , WMFC**

$CPI = 25 / 4 = 6$ Cycles per instruction on Average