project 2


SPI Slave with Single Port RAM

By team: Chipions league

BY:

- moataz ballah Mohsen
 - Ashraf sherif

waveforms captured from QuestaSim:




-from write a write of ff address with value of ff also to make it easy to see the write on mem.


Snippet from QuestaLint showing no errors:




First gray encode:

Elaboration:







Synthesis:



Design Timing Summary




All user specified timing constraints are met.



- [Timing 38-35] Done setting XDC timing constraints.
- Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
- [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs

Implementation:




One hot:

Elaboration:


- Elaborated Design (11 infos, 7 status messages)
 - ∨ ☐ General Messages (11 infos, 7 status messages)
 - > 1 [Synth 8-6157] synthesizing module "WRAPPER" [SPI_WRAPPER.v:1] (2 more like this)
 - 1 [Synth 8-5534] Detected attribute (* fsm_encoding = "one_hot" *) [SPI_SLAVE.v:20]
 - (Synth 8-155) case statement is not full and has no default [SPI_SLAVE.v:76]
 - > 1 [Synth 8-6155] done synthesizing module 'RAM' (1#1) [RAM.v:1] (2 more like this)
 - 1 [Project 1-570] Preparing netlist for logic optimization
 - > (i) Processing XDC Constraints (6 more like this)
 - (1) [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

3 ;	State	[New Encoding	Prev:	ious Encoding
5	IDLE	[]	00001		000
5 .	CHK_CMD	L	00010		001
7	WRITE	1	00100		100
	READ_ADD	l .	01000		010
9	READ DATA	E	10000		011



Synthesis:

- → Synthesis (1 warning, 31 infos, 11 status messages)
 - > ① Command: synth_design -top WRAPPER -part xc7a35ticpg236-1L (10 more like this)
 - 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
 - > (1) [Synth 8-6157] synthesizing module "WRAPPER" [SPI_WRAPPER.v:1] (2 more like this)
 - [Synth 8-5534] Detected attribute (* fsm_encoding = "one_hot" *) [SPI_SLAVE.v:20]
 - 1 [Synth 8-155] case statement is not full and has no default [SPI_SLAVE.v:76]
 - > 1 [Synth 8-6155] done synthesizing module 'RAM' (1#1) [RAM.v:1] (2 more like this)
 - 1 [Device 21-403] Loading part xc7a35ticpg236-1L
 - [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lenovo/Desktop/spi/basys_spi.xdc]. Th xdc].
 - Resolution: To avoid this warning, move constraints listed in ['Undefined'] to another XDC file and exclude this new file from synthesis with the
 - (§ [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'Slave'
 - > 1 [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) (3 more like this)
 - (§) [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'Slave'
 - > (1) [Synth 8-4480] The timing for the instance i_0/R/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output regist
 - (Project 1-571) Translating synthesized netlist
 - (1) [Netlist 29-17] Analyzing 5 Unisim elements for replacement
 - 1 [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 - > 1 [Project 1-570] Preparing netlist for logic optimization (1 more like this)
 - Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 - > ① [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed. (1 more like this)
 - (1) [Common 17-83] Releasing license: Synthesis



Pulse Width

Setup Worst Negative Slack (WNS): 5.898 ns Total Negative Slack (TNS): 0.000 ns Number of Failing Endpoints: 0 Total Number of Endpoints:

0.142 ns Worst Hold Slack (WHS): Total Hold Slack (THS): 0.000 ns Number of Failing Endpoints: 0 Total Number of Endpoints:

Hold


Worst Pulse Width Slack (WPWS): 4.500 ns Total Pulse Width Negative Slack (TPWS): 0.000 ns Number of Failing Endpoints: 0 Total Number of Endpoints: 42

All user specified timing constraints are met.


*	X	4	1	
^				

Name	1 Slice LUTs (20800)	Slice Registers (41600)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
∨ N WRAPPER	28	39	0.5	5	1
R (RAM)	2	17	0.5	0	0
S (Slave)	26	22	0	0	0

sImplementation:




Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	5.602 ns	Worst Hold Slack (WHS):	0.055 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	97	Total Number of Endpoints:	97	Total Number of Endpoints:	42
All user specified timing constrain	ints are met		.00000000000		



•	Q	×	\$ %	Hierarchy


Name	1	Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
∨ N WRAPPER		29	39	13	29	16	0.5	5	1
R (RAM)		3	17	5	3	0	0.5	0	0
S (Slave)		26	22	10	26	14	0	0	0




Last for sequential:

Elaboration:

- Elaborated Design (12 infos, 7 status messages)
 - → ☐ General Messages (12 infos, 7 status messages)
 - S [Synth 8-6157] synthesizing module 'WRAPPER' [SPI_WRAPPER.v:1] (2 more like this)
 - (a) [Synth 8-5534] Detected attribute (* fsm_encoding = "Sequential" *) [SPI_SLAVE.v:20]
 - (Synth 8-155) case statement is not full and has no default [SPI_SLAVE.v.76]
 - (2 more like this)
 (3 [Synth 8-6155] done synthesizing module "RAM" (1#1) [RAM.v:1]
 - (1) [Device 21-403] Loading part xc7a35ticpg236-1L
 - (Project 1-570) Preparing netlist for logic optimization
 - Processing XDC Constraints (6 more like this)
 - Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 - [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.



Synthesis:



- → Synthesis (1 warning, 31 infos, 11 status messages)
 - > (i) Command: synth_design -top WRAPPER -part xc7a35ticpg236-1L (10 more like this)
 - (1) [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
 - > 1 [Synth 8-6157] synthesizing module "WRAPPER" [SPI_WRAPPER.v:1] (2 more like this)
 - Synth 8-5534] Detected attribute (* fsm_encoding = "Sequential" *) [SPI_SLAVE.v:20]
 - (a) ISvnth 8-1551 case statement is not full and has no default ISPI SLAVE.v:761
 - > 1 [Synth 8-6155] done synthesizing module 'RAM' (1#1) [RAM.v:1] (2 more like this)
 - 1 [Device 21-403] Loading part xc7a35ticpg236-1L
 - [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lenovo/Desktop/spi/basys_spi.xdc]. These constraints will xdcl.
 - Resolution: To avoid this warning, move constraints listed in ['Undefined'] to another XDC file and exclude this new file from synthesis with the used_in_synthes
 - (5) [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'Slave'
 - > 1 [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) (3 more like this)
 - 1 [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'Slave'
 - > 1 [Synth 8-4480] The timing for the instance i_0/R/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged
 - (Project 1-571) Translating synthesized netlist
 - (1) [Netlist 29-17] Analyzing 5 Unisim elements for replacement
 - (1) [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 - > 1 [Project 1-570] Preparing netlist for logic optimization (1 more like this)
 - (1) [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 - > 1 [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed. (1 more like this)
 - (1) [Common 17-83] Releasing license: Synthesis
 - (I) [Constraints 18-5210] No constraint will be written out.
 - [Common 17-1381] The checkpoint 'C:/Users/lenovo/Desktop/vivado work/project_9/project_9.runs/synth_1/WRAPPER.dcp' has been generated.
 - 1 [runtcl-4] Executing : report_utilization -file WRAPPER_utilization_synth.rpt -pb WRAPPER_utilization_synth.pb
 - (1) [Common 17-206] Exiting Vivado at Fri Mar 14 22:07:56 2025...
- → Synthesized Design (6 infos, 2 status messages)
 - → ☐ General Messages (6 infos, 2 status messages)
 - (1) [Netlist 29-17] Analyzing 5 Unisim elements for replacement
 - 1 [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 - (Project 1-479) Netlist was created with Vivado 2018.2
 - IProject 1-5701 Preparing netlist for logic optimization
 - > (i) Parsing XDC File [basys spixdc] (1 more like this)

i i	State	New Encoding	Previous Encoding
	IDLE	000	000
i	CHK_CMD	001	001
1	WRITE	010	100
i	READ_ADD	011	010
1	READ DATA	100	011

Design Timing Summary

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	5.898 ns	Worst Hold Slack (WHS):	0.142 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	94	Total Number of Endpoints:	94	Total Number of Endpoints:	40

Name	1	Slice LUTs (20800)	Slice Registers (41600)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
∨ N WRAPPER		25	37	0.5	5	1
R (RAM)		2	17	0.5	0	0
S (Slave)		23	20	0	0	0

Implementation:



- - Design Initialization (11 infos, 7 status messages)
 - > ① Command: open_checkpoint {C:/Users/lenovo/Desktop/vivado work/project_9/project_9.runs/impl_1/WRAPPER.dcp} (6 more like th
 - 1 (Netlist 29-17) Analyzing 5 Unisim elements for replacement
 - (1) [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 - (Project 1-479) Netlist was created with Vivado 2018.2
 - (1) [Device 21-403] Loading part xc7a35ticpg236-1L
 - (Project 1-570) Preparing netlist for logic optimization
 - (Timing 38-478) Restoring timing data from binary archive.
 - (Timing 38-479) Binary timing data restore complete.
 - (Project 1-856) Restoring constraints from binary archive.
 - (Project 1-853) Binary constraint restore complete.
 - (Project 1-111) Unisim Transformation Summary: No Unisim elements were transformed.
 - [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
 - → □ Opt Design (30 infos, 54 status messages)
 - > ① Command: opt_design (53 more like this)
 - [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
 - (Project 1-461) DRC finished with 0 Errors
 - Project 1-462] Please refer to the DRC report (report_drc) for more information.
 - (a) [Opt 31-49] Retargeted 0 cell(s).
 - > 1 [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s). (1 more like this)
 - > 1 [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells (4 more like this)
 - (a) [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
 - (1) [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.</p>
 - A IDwront 24 01 Applying IDT antimizations

Design Timing Summary



Q 😤 🗢 % Hierarchy										
Name	Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)		
∨ N WRAPPER	26	37	13	26	11	0.5	5	1		
R (RAM)	3	17	6	3	0	0.5	0	0		
S (Slave)	23	20	9	23	11	0	0	0		

