#### **SV-FIFO**

#### Name: Moataz ballah Mohsen Osman

#### **Design without BUGS:**

```
module FIFO(FIFO_if.DUT f1);
localparam max_fifo_addr = $clog2(f1.FIFO_DEPTH);
reg [f1.FIF0_WIDTH-1:0] mem [f1.FIF0_DEPTH-1:0];
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count;
always @(posedge f1.clk or negedge f1.rst_n) begin
    if (!f1.rst_n) begin
        wr_ptr \ 0;
        f1.wr_ack \leq 0;
        f1.overflow ≤ 0;
    else if (f1.wr_en & count < f1.FIFO_DEPTH) begin
        mem[wr_ptr] < f1.data_in;</pre>
        f1.wr_ack \le 1;
        wr_ptr < wr_ptr + 1;
        f1.wr_ack ≤ 0;
        if (f1.full & f1.wr_en)
            f1.overflow ≤ 1;
        else
            f1.overflow ≤ 0;
always @(posedge f1.clk or negedge f1.rst_n) begin
    if (!f1.rst_n) begin
        rd_ptr ≤ 0;
        f1.data_out ≤ 0;
        f1.underflow ≤ 0;
    else if (f1.rd_en & count ≠ 0) begin
        f1.data_out 
    mem[rd_ptr];
        rd_ptr ≤ rd_ptr + 1;
```

```
if (f1.empty & f1.rd_en)
           f1.underflow ≤ 1;
           f1.underflow ≤ 0;
always a(posedge f1.clk or negedge f1.rst_n) begin
   if (!f1.rst_n) begin
       count ≤ 0;
       if (({f1.wr_en, f1.rd_en} = 2'b10) & !f1.full)
           count ≤ count + 1;
       else if ( ({f1.wr_en, f1.rd_en} = 2'b01) & !f1.empty)
          count ≤ count - 1;
           else if ( ({f1.wr_en, f1.rd_en} = 2'b11) & f1.empty)
           count ≤ count + 1;
           else if ( ({f1.wr_en, f1.rd_en} = 2'b11) & f1.full)
           count ≤ count - 1;
assign f1.full = (count = f1.FIFO_DEPTH)? 1 : 0;
assign f1.empty = (count = 0)? 1 : 0;
assign f1.almostfull = (count = f1.FIF0_DEPTH-1)? 1 : 0;
assign f1.almostempty = (count = 1)? 1 : 0;
```

### Plan:

	A	В	С	D	E
1	Label	design requirment description	stimulas generation	Functional coverage	functionality check
2	FIFO_1	if reset asserted the design output goes low also all the counter and pointers	first its directed then it can appper in randomization	-	withe both golden_model and assertions
3	FIFO_2	write enabeld in most of time and read is low most of time write to the fifo if not full and if it will be overflowed	randomiztion and with constraint of write to be asserted most of time	cover fo wr_en and crossed with wr_ack also rd_en,full,empty,overfl ow	withe both golden_model and assertions
4	FIFO_3	read enabeld in most of time and write is low most of time read from the fifo if not empty and if it will be underflowed	randomiztion and with constraint of read to be asserted most of time	cover fo rd_en and crossed with wr_ack also wr_en,full,empty,under flow	withe both golden_model and assertions
5	FIFO_4	read and write can be asserted at the same time and can be on of the time	randomiztion and with	cover for all signals	withe both golden_model and assertions

#### **Coverage:**

```
import FIFO_transaction_pkg::*;
class FIFO_coverage;
   FIFO_transaction F_cvg_txn;
covergroup cvr_gp;
       wr_en: coverpoint F_cvg_txn.wr_en{
        rd_en: coverpoint F_cvg_txn.rd_en{
        wr_ack: coverpoint F_cvg_txn.wr_ack{
            bins high = {1};
bins low = {0};
        overflow: coverpoint F_cvg_txn.overflow{
            bins low = {0};
        full: coverpoint F_cvg_txn.full {
    bins high = {1};
    bins low = {0};
        underflow: coverpoint F_cvg_txn.underflow{
           bins high = {1};
bins low = {0};
        empty: coverpoint F_cvg_txn.empty;
        almostfull: coverpoint F_cvg_txn.almostfull;
        almostempty: coverpoint F_cvg_txn.almostempty;
        wr_re_wr_ack: cross wr_en,rd_en,wr_ack {
            ignore_bins B_0x1 = binsof(wr_en.low) & binsof(rd_en) & binsof(wr_ack.high);
        wr_re_overflow: cross wr_en,rd_en,overflow {
            ignore_bins B_0x1 = binsof(wr_en.low) & binsof(rd_en) & binsof(overflow.high);
        wr_re_full: cross wr_en,rd_en,full {
            ignore_bins B_x11 = binsof(wr_en) & binsof(rd_en.high) & binsof(full.high);
        wr_re_underflow: cross wr_en,rd_en,underflow {
             ignore_bins B_x01 = binsof(wr_en) & binsof(rd_en.low) & binsof(underflow.high);
```

```
wr_re_empty: cross wr_en,rd_en,empty;
    wr_re_almostfull: cross wr_en,rd_en,almostfull;
    wr_re_almostempty: cross wr_en,rd_en,almostempty;
endgroup

function new();
    cvr_gp = new();
endfunction //new()

function void sample_data(FIFO_transaction F_txn);
    F_cvg_txn = F_txn;
    cvr_gp.sample();
endfunction
endclass //FIFO_coverage
endpackage
```

#### Interface:

```
interface FIFO_if(clk);
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;

input clk;
logic [FIFO_WIDTH-1:0] data_in;
logic [FIFO_WIDTH-1:0] data_out;
logic [FIFO_WIDTH-1:0] data_out;
logic wr_ack, overflow;
logic full, empty, almostfull, almostempty, underflow;

modport DUT (input data_in, wr_en, rd_en, clk, rst_n,output full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);

modport TEST (output data_in, wr_en, rd_en, clk, rst_n,input full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);

modport MONITOR (input data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);
endinterface : FIFO_if
```

#### monitor:

```
Import FIFO_transaction_pkg::*;
import FIFO_coverage_pkg::*;
import FIFO_scorebaard_pkg::*;
import shared_pkg::*;
intale_pkg::*;
```

#### Scoreboard:

```
package FIFO_scoreboard_pkg;
import FIFO_transaction_pkg::*;
import shared_pkg::*;
    class FIFO_scoreboard;
    parameter FIFO_WIDTH = 16;
    parameter FIFO_DEPTH = 8;
   parameter max_fifo_addr = $clog2(FIFO_DEPTH);
    logic [FIFO_WIDTH-1:0] data_out_ref;
    logic wr_ack_ref, overflow_ref;
   logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
   FIFO_transaction F_txn;
   logic [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
logic [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    logic [max_fifo_addr:0] count;
       reference_model(F_txn);
        if (F_txn.data_out ≠ data_out_ref) begin
            error_count++;
            $display("Error at %t : data_out = %h, data_out_ref = %h", $time, F_txn.data_out, data_out_ref);
       end
       else begin
           correct_count++;
                                       task reference_model(FIFO_transaction F_ref);
       end
                                       if (!F_ref.rst_n) begin
                                           wr_ptr = 0;
                                           wr_ack_ref = 0;
                                           underflow_ref = 0;
                                           rd_ptr = 0;
                                           data_out_ref = 0;
                                           overflow_ref = 0;
                                           count = 0;
                                       end
                                       else begin
                                            if (F_ref.wr_en & count < F_ref.FIFO_DEPTH) begin</pre>
                                           mem[wr_ptr] = F_ref.data_in;
                                           wr_ack_ref = 1;
                                           wr_ptr = wr_ptr + 1;
                                           wr_ack_ref = 0;
                                           if (full_ref & F_ref.wr_en)
                                               overflow_ref = 1;
                                                overflow_ref = 0;
                                        if (F_ref.rd_en & count \neq 0) begin
                                           data_out_ref = mem[rd_ptr];
                                            rd_ptr = rd_ptr + 1;
                                       else begin
```

```
if (empty_ref & F_ref.rd_en)
           underflow_ref = 1;
           underflow_ref = 0;
   full_ref = (count = F_ref.FIFO_DEPTH)? 1 : 0;
empty_ref = (count = 0)? 1 : 0;
almostfull_ref = (count = F_ref.FIFO_DEPTH-1)? 1 : 0;
almostempty_ref = (count = 1)? 1 : 0;
       if (({F_ref.wr_en, F_ref.rd_en} = 2'b10) & !full_ref)
           count = count + 1;
       else if ( ({F_ref.wr_en, F_ref.rd_en} = 2'b01) &6 !empty_ref)
           count = count - 1;
           else if ( ({F_ref.wr_en, F_ref.rd_en} = 2'b11) & empty_ref)
           count = count + 1;
           else if ( ({F_ref.wr_en, F_ref.rd_en} = 2'b11) & full_ref)
           count = count - 1;
   end
endpackage
```

#### Testbench:

```
import FIFO transaction pkg::*;
import shared pkg:: *;
module FIFO_tb(FIFO_if.TEST f_if);
FIFO_transaction F_txnWrite;
FIFO transaction F txnRead;
FIFO_transaction F_txnWriteRead;
task INITIALIZE();
  f if.rst n = 1;
  f_if.data_in = 0;
  f_if.wr_en = 0;
  f if.rd en = 0;
  test finished = 0;
endtask
  task RESET();
  a(negedge f_if.clk);
  f_if.rst_n = 0;
  @(negedge f_if.clk);
  f if.rst n = 1;
   endtask
initial begin
  F txnWrite = new();
F_{txnRead} = new(70,30);
F_txnWriteRead = new(50,50);
  INITIALIZE();
  RESET();
  a(negedge f if.clk);
  a(negedge f_if.clk);
```

```
repeat(10000) begin
      a(negedge f_if.clk);
      assert (F txnWrite.randomize());
      f if.data in = F txnWrite.data in;
      f if.wr en = F txnWrite.wr en;
      f if.rd en = F txnWrite.rd en;
      f if.rst n = F txnWrite.rst n;
      \rightarrow t;
   end
   repeat(10000) begin
      a(negedge f if.clk);
      assert (F txnRead.randomize());
      f if.data in = F txnRead.data in;
      f if.wr en = F txnRead.wr en;
      f if.rd en = F txnRead.rd en;
      f if.rst n = F txnRead.rst n;
      \rightarrow t;
   repeat(10000) begin
      a(negedge f if.clk);
      assert (F_txnWriteRead.randomize());
      f if.data in = F txnWriteRead.data in;
      f if.wr en = F txnWriteRead.wr en;
      f_if.rd_en = F_txnWriteRead.rd_en;
      f_if.rst_n = F_txnWriteRead.rst_n;
      \rightarrowt:
   test finished = 1;
end
endmodule
```

#### **Transaction:**

```
package FIFO_transaction_pkg;
class FIFO transaction;
   parameter FIFO WIDTH = 16;
   parameter FIFO DEPTH = 8;
   parameter max_fifo_addr = $clog2(FIFO_DEPTH);
   bit clk;
   rand logic [FIFO WIDTH-1:0] data in;
   rand logic rst_n, wr_en, rd_en;
   logic [FIFO_WIDTH-1:0] data_out;
   logic wr ack, overflow;
   logic full, empty, almostfull, almostempty, underflow;
   integer RD EN ON DIST, WR EN ON DIST;
   function new(integer RD_EN_ON_DIST = 30 , integer WR_EN_ON_DIST = 70);
        this.RD EN ON DIST = RD EN ON DIST;
       this.WR EN ON DIST = WR EN ON DIST;
   endfunction
   constraint rst_n_dist {
       rst_n dist {0:=10 , 1:=90};
    constraint wr en dist {
       wr en dist {0:=100-WR EN ON DIST , 1:=WR EN ON DIST};
    constraint rd en dist {
       rd_en dist {0:=100-RD_EN_ON_DIST , 1:=RD_EN_ON_DIST};
endclass //FIFO transaction
endpackage
```

#### **Assertions:**

```
always_comb begin

if (if1.rst_n) begin

p1:assert final(f1.full = 0 & f1.empty = 1 & f1.almostfull = 0 & f1.almostempty = 0 & f1.underflow = 0 & f1.overflow = 0 & f1.wr_ack = 0 & f1.ptr = 0 & f1.almostempty = 0 & f1.underflow = 0 & f1.overflow = 0 & f1.wr_ack = 0 & f1.ptr = 0 & f1.almostempty = 0 & f1.empty = 0 & f1.em
```

```
property p6;
a(posedge f1.clk) disable iff (if1.rst_n) (count = f1.FIFO_DEPTH) \( \rightarrow \) (f1.full = 1);
endproperty
assert property (p6);

property p7;
a(posedge f1.clk) disable iff (if1.rst_n) (count = (f1.FIFO_DEPTH - 'b1)) \( \rightarrow \) (f1.almostfull = 1);
endproperty
assert property (p7);
cover property (p7);

property p8;
a(posedge f1.clk) disable iff (if1.rst_n) (count = 1) \( \rightarrow \) (f1.almostempty = 1);
endproperty
assert property (p8);

property p9;
a(posedge f1.clk) disable iff (if1.rst_n) ((if1.rd_en throughout f1.wr_en[->8]) ##0 (wr_ptr = 0)) \( \rightarrow \) (wr_ptr = 0);
endproperty
assert property (p9);

property p10;
a(posedge f1.clk) disable iff (if1.rst_n) ((if1.wr_en throughout f1.rd_en[->8]) ##0 (rd_ptr = 0)) \( \rightarrow \) (rd_ptr = 0);
endproperty
assert property (p10);
cover property (p10);
cover property (p10);
cover property (p10);
endformedule
```

## Shared package:

```
package shared_pkg;

bit test_finished;
 int error_count=0;
 int correct_count=0;
 event t;
endpackage
```

TOP: DO:

```
module top_FIFO();
bit clk;
always #1 clk = ~clk;
FIFO_if f_if(clk);
FIFO DUT(f_if);
FIFO_tb tb (f_if);
FIFO_monitor mon (f_if);
endmodule
```

```
vlib work
vlog *.*v +cover -covercells +define+SIM
vsim -voptargs=+acc work.top_FIFO -cover
coverage save FIFO.ucdb -onexit
run 0
add wave /top_FIFO/f_if/*
add wave -position insertpoint \
sim:/top_FIFO/DUT/mem \
sim:/top_FIFO/DUT/wr_ptr \
sim:/top_FIFO/DUT/rd_ptr \
sim:/top_FIFO/DUT/count
run -all
#quit -sim
#vcover report FIFO.ucdb -details -annotate -all
```

## Code coverage:

```
‡ ------
# === File: FIFO.sv
‡ ------
# Statement Coverage:
                      Active Hits Misses % Covered
   Enabled Coverage
                               ----
                                       0 100.0
                               30
                         30
Branch Coverage:
                  Active Hits Misses & Covered
  Enabled Coverage
                               -----
  Branches
                     27
                           27
                                 0 100.0
-----Branch Details------
Branch Coverage for file FIFO.sv --
NOTE: The modification timestamp for source file 'FIFO.sv' has been altered since compilation.
-----IF Branch------
                          32659 Count coming in to IF
                               mem[wr_ptr] <= fl.data_in;
fl.wr_ack <= 0;</pre>
           1
  18
                          5634
           1
                          12584
  23
                          14441
           1
Branch totals: 3 hits of 3 branches = 100.0%
       -----IF Branch-----
 30
                          14441 Count coming in to IF
           1
  30
                          701
                          13740 if (!fl.rst_n) begin
  32
           1
Branch totals: 2 hits of 2 branches = 100.0%
       -----IF Branch-----
  38
                          32659
                               Count coming in to IF
                                fl.data_out <= mem[rd_ptr];
  38
                          5634
  43
           1
                          7473
                          19552
Branch totals: 3 hits of 3 branches = 100.0%
```

```
-----IF Branch-----
                                   14441 Count coming in to IF
   30
                                     701
   30
                                   13740
   32
                1
                                         if (!fl.rst_n) begin
Branch totals: 2 hits of 2 branches = 100.0%
               -----IF Branch-----
                                   32659 Count coming in to IF
   38
   38
                1
                                    5634
                                           fl.data_out <= mem[rd_ptr];
   43
                1
                                   7473
                                   19552
Branch totals: 3 hits of 3 branches = 100.0%
  -----IF Branch------
                                   19552 Count coming in to IF
  50
                                   5918
                                          end
                                         always @(posedge fl.clk or negedge fl.rst_n) begin
   52
                                   13634
Branch totals: 2 hits of 2 branches = 100.0%
          -----IF Branch-----
                                   28860 Count coming in to IF
                                   5539 else if ( ({fl.wr_en, fl.rd_en} == 2'b01) && !fl.empty)
23321 count <= count + 1:
    59
   62
                1
Branch totals: 2 hits of 2 branches = 100.0%
             -----IF Branch----
   63
                                   23321 Count coming in to IF
                1
                                    6917
                                           else if ( ({fl.wr_en, fl.rd_en} == 2'bll) && fl.full)
   63
                1
                                    3775
    65
                                         end
assign fl.full = (count == fl.FIFO_DEPTH)? 1 : 0;
All False Count
    67
                1
                                    2179
                                    210
                                   10240
Branch totals: 5 hits of 5 branches = 100.0%
              -----IF Branch-----
   75
                                  14928
                                         Count coming in to IF
    75
   75
                2
                                   14508
Branch totals: 2 hits of 2 branches = 100.0%
| -----IF Branch-----
                               14928
   75
                                       Count coming in to IF
    75
                                   420
   75
                                 14508
               2
# Branch totals: 2 hits of 2 branches = 100.0%
             -----IF Branch-----
    76
                               14928 Count coming in to IF
    76
               1
                                  4099
   76
               2
                                 10829
Branch totals: 2 hits of 2 branches = 100.0%
   -----IF Branch-----
                               14928 Count coming in to IF
607 always_comb begin
               1
                                 14321 always_comb begin
               2
Branch totals: 2 hits of 2 branches = 100.0%
          -----IF Branch-----
                                14928 Count coming in to IF
                                         if (!fl.rst_n) begin
if (!fl.rst_n) begin
         1 2
    78
                                  4789
                                10139
   78
 Branch totals: 2 hits of 2 branches = 100.0%
                -----IF Branch---
                                30352 Count coming in to IF
   84
                                  5190
                                 25162 All False Count
Branch totals: 2 hits of 2 branches = 100.0%
Condition Coverage:
                        Active Covered Misses % Covered
   Enabled Coverage
                         20 18 2 90.0
   FEC Condition Terms
```

```
# Condition Coverage for file FIFO.sv --
# NOTE: The modification timestamp for source file 'FIFO.sv' has been altered since compilation.
# -----Focused Condition View------
# Line 23 Item 1 (fl.wr_en && (count < fl.FIFO DEPTH))
# Condition totals: 2 of 2 input terms covered = 100.0%
             Input Term Covered Reason for no coverage Hint
               fl.wr en
  (count < fl.FIFO_DEPTH)
            Hits FEC Target
                                         Non-masking condition(s)
    Rows:
  Row 1: 1 fl.wr_en_0
  Row 2:
Row 3:
Row 4:
            1 f1.wr_en_1 (count <
1 (count < f1.FIFO_DEPTH)_0 f1.wr_en
1 (count < f1.FIFO_DEPTH)_1 f1.wr_en</pre>
                                          (count < fl.FIFO_DEPTH)
# -----Focused Condition View------
         30 Item 1 (fl.full & fl.wr_en)
# Condition totals: 1 of 2 input terms covered = 50.0%
 Input Term Covered Reason for no coverage Hint
    fl.full N '_0' not hit Hit '_0'
   fl.wr_en
    Rows:
             Hits FEC Target
                                     Non-masking condition(s)
           ***0*** fl.full_0
  Row 1:
                                     fl.wr_en
                                 fl.wr_en
fl.full
           1 fl.full_1
  Row 2:
   Row 3:
                1 fl.wr en 0
  Row 4:
                                     fl.full
                1 fl.wr_en_1
```

```
Input Term Covered Reason for no coverage Hint
# ------ ----- ------ -------
            N '_0' not hit
#
    fl.full
                                     Hit ' 0'
   fl.wr_en
                Y
#
#
           Hits FEC Target
                                  Non-masking condition(s)
#
   Rows:
‡ ------
# Row 1: ***0*** fl.full 0
                                 fl.wr en
# Row 2: 1 fl.full 1
                                 fl.wr en
               1 fl.wr_en_0
 Row 3:
#
                                  fl.full
 Row 4:
              1 fl.wr_en_1
                                  fl.full
# ------Focused Condition View------
# Line 43 Item 1 (fl.rd_en && (count != 0))
# Condition totals: 2 of 2 input terms covered = 100.0%
#
   Input Term Covered Reason for no coverage Hint
#
#
    fl.rd en
# (count != 0)
 Rows: Hits FEC Target Non-masking condition(s)
#
# ------ ---- ----- ------
# Row 1: 1 fl.rd_en_0
               1 fl.rd en 1
# Row 2:
                                  (count != 0)
               1 (count != 0)_0 fl.rd_en
1 (count != 0)_1 fl.rd_en
 Row 3:
#
  Row 4:
# -----Focused Condition View------
# Line 50 Item 1 (fl.empty & fl.rd en)
# Condition totals: 1 of 2 input terms covered = 50.0%
#
 Input Term Covered Reason for no coverage Hint
 ------
   fl.empty N '_0' not hit
                                     Hit ' 0'
   fl.rd_en
#
#
   Rows: Hits FEC Target
                                 Non-masking condition(s)
#
• ------
 Row 1: ***0*** fl.empty_0
# Row 2:
               1 fl.empty ; ------Toggle Details-----
               1 fl.rd_en_ Toggle Coverage for File FIFO.sv --
 Row 3:
 Row 4:
               1 fl.rd en ;
                                                Node 1H->0L 0L->1H "Coverage"
                                              wr_ptr[2]
                                               wr_ptr[1]
                                               wr_ptr[0]
                              14
                                               rd_ptr[2]
                                               rd_ptr[1]
                                                                  100.00
                                               rd_ptr[0]
                              14
                                                                   100.00
                                                              1
                                               count[3]
                                                                   100.00
                              15
                                               count[2]
                                                         1
                                                                   100.00
                                               count[1]
                                                        1
                                                                  100.00
                              15
                              15
                                               count[0]
                                                                  100.00
                         Total Node Count
                         Toggled Node Count =
                         Untoggled Node Count =
                         | Toggle Coverage = 100.0% (20 of 20 bins)
```

# Functional coverage:

COVERGROUP COVERAGE:			
Covergroup	Metric	Goal	Status
TYPE /FIFO_coverage_pkg/FIFO_coverage/cvr_gp			
covered/total bins:	66	66	Covered
missing/total bins:	0	66	
% Hit:	100.0%	100	
Coverpoint cvr_gp::wr_en	100.0%		Covered
covered/total bins:	2	2	Covered
missing/total bins:	0	2	
% Hit:	-	100	
	100.0% 14814		Command .
bin high	1735-757-6		Covered
bin low	15186	100	Covered Covered
Coverpoint cvr_gp::rd_en	100.0%		Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	_
bin high	14818		Covered
bin low	15182		Covered
Coverpoint cvr_gp::wr_ack			Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%		
bin high	12584	2.7	Covered
bin low	17416		Covered
Coverpoint cvr_gp::overflow	100.0%		Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin high	852	1	Covered
bin low	29148	1	Covered
Coverpoint cvr_gp::full	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin high	1142	1	Covered
bin low	28858	1	Covered
Coverpoint cvr gp::underflow	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin high	7350	1	Covered
bin low	22650	1	
			A STATE OF THE STA

Coverpoint cvr_gp::empty	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin auto[0]	18696	1	Covered
bin auto[1]	11304	1	Covered
Coverpoint cvr gp::almostfull	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin auto[0]	29011	1	Covered
bin auto[1]	989	1	Covered
Coverpoint cvr_gp::almostempty	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin auto[0]	21921	1	Covered
bin auto[1]	8079	1	Covered
Cross cvr gp::wr re wr ack	100.0%	100	Covered
covered/total bins:	6	6	
missing/total bins:	0	6	
% Hit:	100.0%	100	
bin <high, high="" high,=""></high,>	5667	1	Covered
bin <high,low,high></high,low,high>	6917	1	Covered
bin <high, high,="" low=""></high,>	873	1	Covered
bin <low, high,="" low=""></low,>	8278	1	Covered
bin <high, low="" low,=""></high,>	1357	1	Covered
bin <low, low="" low,=""></low,>	6908	1	Covered
ignore bin B 0x1	0		ZERO
Cross cvr_gp::wr_re_overflow	100.0%	100	Covered
covered/total bins:	6	6	
missing/total bins:	0	6	
% Hit:	100.0%	100	
bin <high, high="" high,=""></high,>	254	1	Covered
bin <high, high="" low,=""></high,>	598	1	Covered
bin <high, high,="" low=""></high,>	6286	1	Covered
bin <low, high,="" low=""></low,>	8278	1	Covered
bin <high,low,low></high,low,low>	7676	1	Covered
bin <low, low="" low,=""></low,>	6908	1	Covered
ignore bin B 0x1	0		ZERO

Cross cvr_gp::wr_re_full	100.0%	100	Cove	ered
covered/total bins:	6	6		
missing/total bins:	0	6		
% Hit:	100.0%	100		
bin <high, high="" low,=""></high,>	911	1		ered
bin <low,low,high></low,low,high>	231	1		ered
bin <high, high,="" low=""></high,>	6540	1		ered
bin <high, low="" low,=""></high,>	7363	1		ered
bin <low, high,="" low=""></low,>	8278	1		ered
bin <low, low="" low,=""></low,>	6677	1		ered
ignore_bin B_xll	0		ZERO	
Cross cvr_gp::wr_re_underflow	100.0%	100	Cove	ered
covered/total bins:	6	6		
missing/total bins:	0	6		
% Hit:	100.0%	100	-	
bin <high, high="" high,=""></high,>	2702	1	Cove	
bin <low, high="" high,=""></low,>	4648	1		ered
bin <high, high,="" low=""></high,>	3838	1		ered
bin <high,low,low></high,low,low>	8274	1		ered
bin <low, high,="" low=""></low,>	3630	1		ered
bin <low, low="" low,=""></low,>	6908	1		ered
ignore_bin B_x01	0	100	ZERO	
Cross cvr_gp::wr_re_empty	100.0%	100	COVE	ered
covered/total bins:	8	8		
missing/total bins:	0	8		
% Hit:	100.0%	100	C	
bin <high, auto[0]="" high,=""></high,>	5877	1		ered
bin <high, auto[1]="" high,=""></high,>	663 1523	1		ered
bin <low, auto[0]="" high,=""></low,>	6755	1		ered
bin <low, auto[1]="" high,=""></low,>	7408	1		ered
<pre>bin <high,low,auto[0]> bin <high,low,auto[1]></high,low,auto[1]></high,low,auto[0]></pre>	866	1		ered
	3888	1		ered
bin <low,low,auto[0]></low,low,auto[0]>	3020	1		ered
bin <low,low,auto[1]> Cross cvr gp::wr re almostfull</low,low,auto[1]>	100.0%	100		ered
covered/total bins:	8	8	COVE	red
missing/total bins:	o	8		
% Hit:	100.0%	100		
bin <high, auto[0]="" high,=""></high,>	6153	1	Corre	ered
bin <high,high,auto[1]></high,high,auto[1]>	387	1		ered
bin <low, auto[0]="" high,=""></low,>	8181	ī		ered
bin <low, auto[1]="" high,=""></low,>	97	1		ered
bin <high, auto[0]="" low,=""></high,>	7974	1		ered
bin <high,low,auto[1]></high,low,auto[1]>	300	1		ered
bin <low, auto[0]="" low,=""></low,>	6703	1		ered
bin <low, auto[1]="" low,=""></low,>	205	1		ered
	700 00		-	
Cross cvr_gp::wr_re_almostempty	100.0%		100	Covered
covered/total bins:	8		8	
missing/total bins:	0		8	
% Hit:	100.0%		100	
bin <high, auto[0]="" high,=""></high,>	2766		1	Covered
bin <high, auto[1]="" high,=""></high,>	3774		1	Covered
bin <low, auto[0]="" high,=""></low,>	7588		1	Covered
bin <low, auto[1]="" high,=""></low,>	690		1	Covered
bin <high, auto[0]="" low,=""></high,>	6354		1	Covered
bin <high, auto[1]="" low,=""></high,>	1920		1	Covered
bin <low, auto[0]="" low,=""></low,>	5213		1	Covered
bin <low,low,auto[1]></low,low,auto[1]>	1695		1	Covered
LASS FIFO coverage	2000			

TOTAL COVERGROUP COVERAGE: 100.0% COVERGROUP TYPES: 1

