


SAP-1 RTL

Fetching cycle “Fixed for all instructions”

T0: $\text{Mar} \leq \text{Pc}$	#Pc out, Mar load
T1: $\text{Pc} \leq \text{PC}+1$	#Pc increment
T2: $\text{IR} \leq \text{MEM}[\text{Mar}]$	#Memory read , IR load

Execution cycle “Depend on the instruction itself”

LDA: T3: $\text{Mar} \leq \text{IR} (3-0)$	#Mar load, IR Out.
OP-CODE T4: $\text{AC} \leq \text{MEM}[\text{Mar}]$	#Memory read, AC load.
0000 T5: Nothing	#Nothing.
ADD: T3: $\text{Mar} \leq \text{IR} (3-0)$	#Mar load, IR out.
OP-CODE T4: $\text{B} \leq \text{MEM}[\text{Mar}]$	#Memory read , B load.
0001 T5: $\text{AC} \leq \text{AC} + \text{B}$	#AC load, Alu add, Alu out.
SUB: T3: $\text{Mar} \leq \text{IR} (3-0)$	#Mar load, IR out.
OP-CODE T4: $\text{B} \leq \text{MEM}[\text{Mar}]$	#Memory read, B load.
0010 T5: $\text{AC} \leq \text{AC} - \text{B}$	#AC load, Alu sub, Alu out.
OUT: T3: $\text{P} \leq \text{AC}$	#AC Out, P load.
OP-CODE T4: Nothing	#Nothing.
0011 T5: Nothing	#Nothing.
HLT : OP-CODE => 1111	



INC PC_{out} MAR_{in} RD IR_{in} IR_{out} A_{in} A_{out} SUB ALU_{out} B_{in} P_{in}