SAP-1 RTL

Fetching cycle "Fixed for all instructions"

T0: Mar <= Pc #Pc out, Mar load

T1: Pc <= PC+1 #Pc increment

T2: IR <=MEM[Mar] #Memory read , IR load

Execution cycle "Depend on the instruction itself"

LDA: T3: Mar <= IR (3-0) #Mar load, IR Out.

OP-CODE T4: AC <= MEM[Mar] #Memory read, AC load.

0000 T5: Nothing #Nothing.

ADD: T3: Mar <= IR (3-0) #Mar load, IR out.

OP-CODE T4: B <= MEM[Mar] #Memory read, B load.

0001 T5: AC <= AC + B #AC load, Alu add, Alu out.

SUB: T3: Mar <= IR (3-0) #Mar load, IR out.

OP-CODE T4: B <= MEM[Mar] #Memory read, B load.

0010 T5: AC <= AC − B #AC load, Alu sub, Alu out.

OUT: T3: P <= AC #AC Out, P load.

OP-CODE T4: Nothing #Nothing.

0011 T5: Nothing #Nothing.

HLT: OP-CODE => 1111

